• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    CIW File pick list extension possible? Locked

    9864 views
    2 replies
    Latest over 3 years ago
    by StephanWeber
  • Discussion

    Function calls fail now Locked

    9982 views
    3 replies
    Latest over 3 years ago
    by StephanWeber
  • Discussion

    Creating a string expression in ADEL (or explorer) output section Locked

    13449 views
    6 replies
    Latest over 3 years ago
    by Svilen64
  • Discussion

    Non-default path to 'si.env' configuration file when calling 'si' executable from the command line to export CDL netlist from OA schematic ? Locked

    2021 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Simulation files for Circuit Optimization App Note Locked

    9310 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    How to inspect older Assembler test setups e.g. regarding tran analysis details? Locked

    9260 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Applying multi-bit VCSV files in analog virtuoso schematic Locked

    10199 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    geomOr vs. geomCat Locked

    9367 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Not Answered

    SystemSI 17.4 TopXplorer Subckt can't not display power pin 0

    2647 views
    2 replies
    Latest over 3 years ago
    by xxxYTU
  • Discussion

    Verilog A compact modeling Locked

    9183 views
    0 replies
    Started over 3 years ago
    by atulkumar245
  • Discussion

    Thermal Reliability during PCB Design

    8620 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Answered

    Skill - access to pins List 0

    6653 views
    5 replies
    Latest over 3 years ago
    by soll
  • Discussion

    simulation not running when starting a new test simulation Locked

    10384 views
    0 replies
    Started over 3 years ago
    by dileeps
  • Discussion

    Fprintf code errors Locked

    10570 views
    1 reply
    Latest over 3 years ago
    by mbracht
  • Discussion

    What is circuit linearity?

    7483 views
    0 replies
    Started over 3 years ago
    by DesignTech
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information