• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Regarding to LUP.6 Error in DRC for digital circuit P&R Locked

    8983 views
    1 reply
    Latest over 4 years ago
    by Nehal Mohamed
  • Not Answered

    Change Title Block Parameters Beyond Variant Name with each Variant Schematic View - Capture CIS 0

    3600 views
    2 replies
    Latest over 4 years ago
    by Byron365
  • Discussion

    How to "mirror" child instance cdsTerm() display to parent instance? Locked

    1366 views
    0 replies
    Started over 4 years ago
    by Garrett Zhou
  • Discussion

    Is it possible to do this in VerilogA? Locked

    14233 views
    11 replies
    Latest over 4 years ago
    by Svilen64
  • Discussion

    Via array not connecting to net.

    11974 views
    4 replies
    Latest over 4 years ago
    by G2AS
  • Discussion

    Issue in accessing PSF directory with ocean script. Locked

    11220 views
    2 replies
    Latest over 4 years ago
    by FormerMember
  • Discussion

    Sonarqube plugin for SKILL code Locked

    10059 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Allegro interface options

    10024 views
    3 replies
    Latest over 4 years ago
    by steve
  • Discussion

    DRC Error not displayed when Package to Package spacing is not sufficient Locked

    11810 views
    1 reply
    Latest over 4 years ago
    by steve
  • Discussion

    Control of the subclasses used for mask layers in 3D canvas Locked

    9543 views
    1 reply
    Latest over 4 years ago
    by steve
  • Discussion

    Board Design Outline expanded Locked

    10193 views
    1 reply
    Latest over 4 years ago
    by steve
  • Discussion

    Violations display in ADE L Locked

    11289 views
    2 replies
    Latest over 4 years ago
    by FabioDiFazio
  • Discussion

    how to pass CDF parameter's value of an instance in schematic pcell to CDF parameter of schematic pcell Locked

    10392 views
    9 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    How to test a thyristor and distinguish an ordinary one and GTO ?

    15120 views
    2 replies
    Latest over 4 years ago
    by Shauna Garcia
  • Discussion

    How can I set reverse shape (postive to negative)? Locked

    9118 views
    0 replies
    Started over 4 years ago
    by ichliebedich
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information