• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Amplitude sweep in VERILOG-A environment to generate multiple Output files through the Verilog-A code Locked

    14353 views
    0 replies
    Started over 5 years ago
    by Jaikrishnan
  • Discussion

    axlSaveDesign and axlRunBatchDBProgram

    15336 views
    0 replies
    Started over 5 years ago
    by Ejlersen
  • Discussion

    spectre fails to finish transient sims Locked

    17913 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Exporting Sprobe Data to File Locked

    17769 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Changing the value of a Variable in Maestro every time a simulation is run Locked

    17486 views
    4 replies
    Latest over 5 years ago
    by netbug
  • Discussion

    LSSP Simulation for Floated RF Port is Reliable? Locked

    15241 views
    3 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    discrepancy between spectrum peak value and calculator value in Direct Plot Form after hb simulation Locked

    20938 views
    5 replies
    Latest over 5 years ago
    by FormerMember
  • Discussion

    Drill File Missing Holes Because Generates into Multiple Files Locked

    14338 views
    1 reply
    Latest over 5 years ago
    by alintz
  • Discussion

    netrev.exe crashes when attempting to update BRD file (17.2)D

    6491 views
    10 replies
    Latest over 5 years ago
    by l3hrbonini
  • Discussion

    OP point print issue Locked

    13031 views
    0 replies
    Started over 5 years ago
    by sjwprc
  • Discussion

    Marknet env variables and values Locked

    16285 views
    5 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Modus IC Test DLI algorithm Locked

    14831 views
    0 replies
    Started over 5 years ago
    by evnds
  • Discussion

    Net Tracer Stack Layers option with SKILL Locked

    15004 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Preference to define bus bit format Locked

    17653 views
    5 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Model files defined in .cdsenv for spectre are not loading Locked

    18854 views
    5 replies
    Latest over 5 years ago
    by wgtkan
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information