• Discussion

  Exposed Pad QFN Locked

  14637 views
  1 reply
  Latest over 6 years ago
  by avant
• Discussion

  Calling one macro within another macro in Verilog-a Locked

  17090 views
  1 reply
  Latest over 6 years ago
  by Andrew Beckett
• Discussion

  Multi component cross-probing HDL->PCB Locked

  1067 views
  0 replies
  Started over 6 years ago
  by nic92
• Discussion

  Trunk routing and breakout both ends Locked

  14402 views
  3 replies
  Latest over 6 years ago
  by Smart SK
• Discussion

  Is there any way to change the system generated net name in orcad automatically Locked

  17399 views
  1 reply
  Latest over 6 years ago
  by lopigoretho
• Discussion

  Transistors Operating Region check in Ocean Script Locked

  15206 views
  2 replies
  Latest over 6 years ago
  by FormerMember
• Discussion

  Orcad Capture - Slow Graphics response on windows 10 Locked

  33445 views
  29 replies
  Latest over 6 years ago
  by RFinley
• Discussion

  Import/exporting from cadence calculator Locked

  3014 views
  1 reply
  Latest over 6 years ago
  by Andrew Beckett
• Discussion

  How to verify LEF vs GDS Locked

  18255 views
  3 replies
  Latest over 6 years ago
  by Andrew Beckett
• Discussion

  Is there an eval command in Verilog-a? Locked

  15718 views
  3 replies
  Latest over 6 years ago
  by Andrew Beckett
• Discussion

  What is the latest version of MMSIM release? Locked

  19845 views
  2 replies
  Latest over 6 years ago
  by Marben
• Discussion

  New element collection for OrCAD 17.2 Locked

  13097 views
  0 replies
  Started over 6 years ago
  by EASiA
• Discussion

  Loop gain block for keeping DC Locked

  16301 views
  2 replies
  Latest over 6 years ago
  by robert 21
• Discussion

  Update cyclic CDF parameters in callback Locked

  15951 views
  1 reply
  Latest over 6 years ago
  by Andrew Beckett
• Discussion

  Saving Node Problem in ADE L Locked

  14992 views
  1 reply
  Latest over 6 years ago
  by Andrew Beckett