• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Cut Segment

    10583 views
    3 replies
    Latest over 6 years ago
    by ENEGUE
  • Discussion

    How to access data in info databases in PSF directory? Locked

    16142 views
    1 reply
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    Can't delete duplicate properties Locked

    526 views
    0 replies
    Started over 6 years ago
    by GABrown
  • Discussion

    Parameter sweep in layout and running extraction Locked

    16158 views
    3 replies
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    how to create a table/list of structs Locked

    6462 views
    6 replies
    Latest over 6 years ago
    by NcfC
  • Discussion

    How to EXPORT library's absolute path which defined in cds.lib TO bshell variable Locked

    2146 views
    2 replies
    Latest over 6 years ago
    by Zest
  • Discussion

    USB crash issue in Linux 4.14.62 Locked

    19845 views
    1 reply
    Latest over 6 years ago
    by StephenH
  • Discussion

    Conformal ECO use cell out of spare(NO_MAP) Locked

    1349 views
    0 replies
    Started over 6 years ago
    by Ben Xu
  • Discussion

    Unable to access all the library in database. Locked

    17219 views
    2 replies
    Latest over 6 years ago
    by Naris Pillaii
  • Discussion

    Error in running HSPICE NETLIST using cadence virtuoso ADE L Locked

    19274 views
    2 replies
    Latest over 6 years ago
    by Chandu D
  • Discussion

    Differences between a netclass and a netgroup Locked

    15857 views
    1 reply
    Latest over 6 years ago
    by Robert Finley
  • Discussion

    Testprep Automatic - allow pin escape insertion function - doesn't work as expected Locked

    1568 views
    1 reply
    Latest over 6 years ago
    by AleksMK
  • Discussion

    functional mismatch of pre and post layout simulation results Locked

    15843 views
    1 reply
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    why line to SMD Pin same net spacing DRC?they are one the same net. Locked

    2955 views
    3 replies
    Latest over 6 years ago
    by johnthanchau
  • Discussion

    [Virtuoso] What is wrong with my RC transient simulation ? Locked

    18016 views
    5 replies
    Latest over 6 years ago
    by Leey
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information