• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Design Entry HDL v17.2 - is it possible to create an attribute that links one part/page to another? Locked

    580 views
    0 replies
    Started over 7 years ago
    by arjungupta45
  • Discussion

    how to open a .brd file in capture Locked

    21630 views
    3 replies
    Latest over 7 years ago
    by oldmouldy
  • Discussion

    shapes void corner not in square in allegro 17.2 Locked

    15247 views
    3 replies
    Latest over 7 years ago
    by oldmouldy
  • Discussion

    STEP Question Locked

    16924 views
    7 replies
    Latest over 7 years ago
    by Sagetech
  • Discussion

    Deleting multiple instances of a cell from Layout Locked

    18077 views
    4 replies
    Latest over 7 years ago
    by kash022
  • Discussion

    Schematic editor: how to change the color of the annotations? Locked

    18329 views
    2 replies
    Latest over 7 years ago
    by dontpanic
  • Discussion

    Convert output of "waveVsWave()" into derivable waveform by ordering X and Y values Locked

    5088 views
    2 replies
    Latest over 7 years ago
    by dontpanic
  • Discussion

    Plot Schematic Hierarchy into single file Locked

    17123 views
    3 replies
    Latest over 7 years ago
    by HoWei
  • Discussion

    Cadence Specctra (Allegro Router) 17.2 Issues in Windows 7 Pro (64 bit) Locked

    8135 views
    5 replies
    Latest over 7 years ago
    by ctocci
  • Discussion

    Monte Carlo simulation results have difference even in ideal circuits Locked

    14566 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    How to add/configure new column in Monte Carlo result page (Summary & Yield), like Std Dev/mean Locked

    846 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    How to write Monte Carlo file for FinFET? Locked

    14333 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Generating a spectre netlist(.scs) with a corner conditions in command line Locked

    15231 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Problems with simulating counter chips Locked

    14287 views
    0 replies
    Started over 7 years ago
    by zfan
  • Discussion

    Reversing the contents of an expanded bus in VIVA Locked

    15003 views
    2 replies
    Latest over 7 years ago
    by Andrew Beckett
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information