• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • Custom IC Design
  • :
  • Virtuosity: In the Line of Veri-Fire - Episode 4

Custom IC Design Blogs

Team ADE Verifier
Team ADE Verifier
13 Aug 2020
Subscriptions

Get email delivery of the Cadence blog featured here

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • Life at Cadence
  • The India Circuit
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles

Virtuosity: In the Line of Veri-Fire - Episode 4

 Hi readers! Welcome to Veri-Fire, a blog series that helps you deep dive into Virtuoso® ADE Verifier and learn about its various whys and hows. In this series, Walter Hartong, a Product Engineering Architect at Cadence, will be answering some frequently asked questions on Virtuoso ADE Verifier. Stay tuned for some interesting explanations and solutions! And if you have any specific questions in mind, feel free to send those to veri-fire@cadence.com.  
You can find most of the questions that come across to Walter on the Virtuoso ADE Verifier FAQ page, and the list might grow, depending on your questions  ! 



In the past few weeks, you must have explored episode 1, episode 2, and episode 3 of our Veri-Fire series. In this episode of Veri-Fire, we are back with a few more interesting questions and answers for you. 

Domenico: What is a 'mapping' in Virtuoso ADE Verifier, and why do we need it? How do we do it?

Walter: Interesting question! And here's the answer in this video:



Nikita: My digital verification team uses vManager. Can Virtuoso ADE Verifier provide them the data? 

Walter: Yes, it can! Virtuoso ADE Verifier has a really good connection to vManager. In fact, the early ideas of the tool were based on reusing vManager. We soon figured out that a standalone implementation inside the Virtuoso platform is more appropriate, but still the structure and a lot of the ideas are based on vManager.

I would recommend you to take a look at the Verifier-vManager video which will give you a great introduction of the flow. Also, there is a Virtuoso ADE Verifier RAK ready for you to download and try out.

 Doug: For what group size do you think is Virtuoso ADE Verifier useful?

Walter: The larger the group, the higher is the need for structure and formal communication. This means a higher value-add is possible when using Virtuoso ADE Verifier. Having said that, the tool can be useful even for individual designers.

If you were working with ten Virtuoso ADE Assembler cellviews for a project, Virtuoso ADE Verifier can give you a detailed verification status of all the ten cellviews (or a subset) by letting you add them in. I am sure you will agree that can be quite beneficial.

Now, if you were working with 3-5 folks in a team, I see that the detailed verification status can be of significant value. If you are a team of more than 10, it is probably time to look into a hierarchical setup of Virtuoso ADE Verifier. The following video also discusses this topic.

 

 Ian: Can I do “What If” analysis in Virtuoso ADE Verifier without impacting the data of all the designers?  

Walter: Before I say 'Yes', let me say that the initial idea of Virtuoso ADE Verifier is to "not touch" the Virtuoso ADE Assembler or the design setup. There are very few features that can change the setup of Virtuoso ADE Assembler. In most cases, we assume that the Virtuoso ADE Assembler setup is exactly the way it should be and that Virtuoso ADE Verifier does not update it.

But yes, Virtuoso ADE Verifier can update the Virtuoso ADE Assembler setup too, if you want it to. Before you do that, be sure that you are ready with your design cycle and all the verification is done. 

Let us know if you found this episode of Veri-Fire helpful, or if you have a question!   
Also, do check out the Related Resources section for more details. 

Related Resources

 Product Manual

Virtuoso ADE Verifier User Guide 

 Videos

Reintroducing Virtuoso ADE Verifier

Mixed-Signal Design Verification with Virtuoso ADE Verifier and vManager

 Rapid Adoption Kit

IC6.1.8: Virtuoso ADE Verifier

Virtuoso ADE Explorer and Virtuoso ADE Assembler

Setup Library Assistant in Virtuoso ADE Assembler and Virtuoso ADE Verifier 

Virtuoso ADE Assembler Run Plan Assistant

 Blogs

Virtuoso Video Diary: The Next Big Thing — Virtuoso ADE Verifier Teams Up with vManager

Virtuosity: Virtuoso ADE Verifier in IC6.1.8 and ICADVM18.1 – Better, Faster, Further!

 Training Bytes

Virtuoso ADE Verifier S1: Setup, Run, and View Verification Results

Virtuoso ADE Verifier S2: Reference Flow and Analog Coverage Using the Setup Library Assistant


For more information on Cadence circuit design products and services, visit www.cadence.com.

About Virtuosity

Virtuosity has been our most viewed and admired blog series for a long time. The series has brought to the fore some less well-known yet very useful software and documentation improvements and has also shed light on some exciting new offerings in Virtuoso technology. This series broadcasts the voices of different bloggers and experts, who continue to preserve the legacy of Virtuosity and try to give new dimensions to it by covering topics across the length and breadth of the Virtuoso environment, and a lot more. To receive notifications about the new blogs in this series, click Subscribe and submit your email ID in the Subscriptions box.

Happy reading, and stay safe!

Team ADE Verifier 




Tags:
  • verifier |
  • Analog Design Environment |
  • Cadence blogs |
  • ICADVM18.1 |
  • custom/analog |
  • Analog Coverage |
  • Rapid Adoption Kit |
  • Analog Simulation |
  • analog |
  • ADE |
  • analog verification |
  • Mixed-Signal |
  • Virtuoso Analog Design Environment |
  • Virtuoso |
  • Virtuosity |
  • cadenceblogs |
  • FAQ |
  • implementations |
  • Custom IC Design |
  • requirements |
  • Custom IC |
  • ADE Verifier |
  • IC6.1.8 |
  • Assembler |
  • Verifier new feature |
  • custom design technology |
  • ADE Assembler |
  • verification |