• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Analog/Custom Design
  3. Virtuoso Studio: iPegasus for Signoff DRC and Fill
JentilTom
JentilTom

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
CDNS - RequestDemo

Have a question? Need more information?

Contact Us
Pegasus Verification System
Virtuoso Studio
Pegasus Interactive
in-design verification
iPegasus
Signoff DRC
Custom IC Design
IC23.1

Virtuoso Studio: iPegasus for Signoff DRC and Fill

22 Sep 2023 • 6 minute read

 

Our new AI-powered custom design solution, Virtuoso Studio, leverages our 30 years of industry knowledge and leadership, providing innovative features, reimagined infrastructure for unrivaled productivity, and new levels of integration that stretch beyond classic design boundaries. In this blog series, learn how the best analog design tools just got better to help you keep pace with your challenging design issues.

The semiconductor world is evolving. Moore’s law continues to advance with the advent of FinFET and Gate-All-Around (GAA) FET technology, providing performance, power, and frequency scaling advantages.

With advanced process technologies continuing to shrink, the design complexity is growing. As a result, the number of design rules is increasing, and the verification load is exploding.

The new Cadence Virtuoso Studio provides AI-powered custom design solutions with innovative features, improving the layout productivity from hours to minutes.

The Cadence Pegasus Verification System is the cloud-ready physical verification signoff solution that enables engineers to deliver advanced-node integrated circuits (ICs) to market faster.

In-Design Verification with iPegasus

With the iPegasus feature, Virtuoso Studio effectively integrates Pegasus to enable in-design signoff quality DRC and interactive metal fill in the layout implementation, accelerating overall design turn-around time.  

With more people wanting to view it, than read it here are a few videos to make your foray into the DRC-clean metal-filled design with iPegasus a smooth sail.

For ease of learning and continuity, we have placed Training Byte Videos under two channels – one each for iPegasus signoff DRC and Fill. Some of the key titles are listed here. 

What Is iPegasus Signoff DRC?

iPegasus DRC is a Pegasus-based integrated, interactive signoff DRC check performed on the layout during the design phase using a foundry-qualified rule deck. The iPegasus DRC package consists of two DRC engines - DRD and Signoff checker.

 

How to Set Up and Run iPegasus DRD?

DRD stands for Design Rule Driven DRC. iPegasus DRD is an in-design verification tool that supports and works on technology file constraints. DRD can be run in three modes – Notify, Enforce, and Post Edit.

 

iPegasus Signoff DRC - Licensing Scheme

iPegasus supports two DRC modes, XL-EXL-MXL and Full. Under XL-EXL-MXL mode, if the checked area is under certain limits (process node dependent), you can verify your designs without the Pegasus Interactive license. Under Full mode, you can verify your designs with the Pegasus Interactive license, irrespective of the area limitations.

  

How to Set Up and Run iPegasus Signoff DRC?

In this video, check out how to create a snapshot, and run iPegasus Signoff DRC checker in Full mode, with no limit on the checked area size. iPegasus Full mode needs the Pegasus Interactive license checked out.

  

How to Run iPegasus DRC – With No License Check-out?

In iPegasus XL-EXL-MXL mode, if the checked area is under a threshold value, and you have either Virtuoso Studio XL license or higher tiers, you can verify your designs for DRC with certain limitations, without checking out a Cadence Pegasus Interactive license.  

What Is iPegasus Signoff Fill?

With iPegasus Signoff Fill, you can generate dummy fills using the Pegasus signoff engine, based on foundry-certified fill decks. This helps estimate the timing impact of dummy fills at early development stages and leads to quicker and more efficient simulation-driven timing closure.

  

How to Setup and Run iPegasus Signoff Fill?

The iPegasus Signoff Fill feature is snapshot based. This video shows how to create a snapshot and run iPegasus Signoff Fill. A snapshot captures fill rules in a compiled binary format, which only Pegasus understands.

 

Want to Learn More?

A module on the iPegasus feature is part of the multiple Virtuoso Studio courses. For lab instructions and a downloadable design, enroll in any of the following online training courses:

    • Virtuoso Layout Design Basics1 (Online)
    • Virtuoso Layout Pro: T1 Environment and Basic Commands vIC23.1 (Online)
    • Virtuoso Layout Pro: T2 Create and Edit Commands vIC23.1 (Online)
    • Pegasus Verification System v22.1 (Online)

Training is also available in Blended and live forms. You can earn digital badges by passing exams for selected courses. 

Some of the above links are accessible only to Cadence customers who have a valid login ID for the Cadence Learning and Support Portal. 

Do You Have Access to the Cadence Support Portal?

If not, follow the steps below to create your account:

  • On the Cadence Learning and Support portal, select Register Now and provide the requested information on the Registration page.
  • You will need an email address and host ID in order to sign up.
  • If you need help with registration, contact support@cadence.com.

To stay up-to-date with the latest news and information about Cadence training and webinars, subscribe to the Cadence Training emails.

If you have questions about courses, schedules, online, public, or live onsite training, reach out to us at Cadence Training.

For any questions, general feedback, or future blog topic suggestions, leave a comment.

Related Resources

  Video

An Overview of iPegasus SignOff DRC/Fill

iPegasus SignOff DRC Toolbar

  Rapid Adoption Kits

iPegasus Unified

   Blogs

Virtuoso Studio IC23.1 ISR1

Knowledge Booster Training Bytes - In-Design Pegasus Signoff Verify Design (SVD)


For more information on Cadence circuit design products and services, visit www.cadence.com.

Subscribe to receive email notifications about our latest Custom IC Design blog posts.

Contact Us

For any questions or general feedback, please write to custom_ic_blogs@cadence.com.

By Jentil Tom


CDNS - RequestDemo

Try Cadence Software for your next design!

Free Trials

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information