• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    How to use skills to obtain information such as connection relationships in schematic diagrams? Locked

    3793 views
    0 replies
    Started over 1 year ago
    by TZ20240722725
  • Discussion

    RF Design Examples for Cadence PCB Designer tool

    4257 views
    2 replies
    Latest over 1 year ago
    by Robert Finley
  • Not Answered

    Can we install the OrCAD X Trail in Linux PC 0

    1273 views
    0 replies
    Started over 1 year ago
    by RohitRohan
  • Not Answered

    How to create Power Nets / GND Nets and VRMs for the PCB design for Sigrity Power DC Simulation 0

    4799 views
    3 replies
    Latest over 1 year ago
    by jillashiva
  • Discussion

    Related to "How to specify phase noise as an instance parameter in spectre sources (e.g. vsource, isource, port)" Locked

    2020 views
    4 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    OrCAD X Trial: Gives you free access to OrCAD X PCB design software

    2700 views
    0 replies
    Started over 1 year ago
    by DesignTech
  • Discussion

    Generate LEF/GDS LayerMap File Locked

    1025 views
    0 replies
    Started over 1 year ago
    by SaranyaBalan
  • Discussion

    Problem of list box update Locked

    5289 views
    5 replies
    Latest over 1 year ago
    by Martinsh
  • Discussion

    Can I use a variable for number of iterated instances Locked

    4927 views
    4 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    VSR: check_routability command in TCL script runs for more than one day on a small design Locked

    3967 views
    0 replies
    Started over 1 year ago
    by MARTH0401
  • Answered

    Allegro 23.1 with HF 006 Graphic Issues on Latest VMware Workstation Pro 0

    6078 views
    5 replies
    Latest over 1 year ago
    by JuanCR
  • Discussion

    Create a BOM report of your choice in Capture CIS

    9637 views
    1 reply
    Latest over 1 year ago
    by Yannick74
  • Discussion

    Flow of CFD tools

    1815 views
    1 reply
    Latest over 1 year ago
    by Gaurav
  • Discussion

    an error when trying to create verilog cellview in virtuoso Locked

    4626 views
    2 replies
    Latest over 1 year ago
    by ZG202408127156
  • Discussion

    Opening an old MAX file with Orcad 16.2

    4067 views
    4 replies
    Latest over 1 year ago
    by Robert Finley
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information