• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Control the y axis measurement spacing in Viva plots Locked

    4902 views
    2 replies
    Latest over 1 year ago
    by SurajK
  • Discussion

    Alternative Methods for Exporting Data from ADE Assembler to MATLAB Locked

    5026 views
    1 reply
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    HB simulation with multiple square-wave signal Locked

    7145 views
    6 replies
    Latest over 1 year ago
    by AB_1719406998389
  • Discussion

    Need help with reassigining Pins Locked

    4068 views
    0 replies
    Started over 1 year ago
    by AB_1718192359764
  • Discussion

    Diva LVS error display Locked

    5599 views
    4 replies
    Latest over 1 year ago
    by Johh
  • Discussion

    Unable to change the color of VIVA plot's curves Locked

    2233 views
    5 replies
    Latest over 1 year ago
    by SurajK
  • Discussion

    custom csv text file adding to library cell Locked

    4516 views
    1 reply
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    Beta feature innovusClockOptFlow? Locked

    5211 views
    0 replies
    Started over 1 year ago
    by AB_1717506163776
  • Discussion

    OrCAD X Presto – Tip of the week: Customizing keyboard shortcuts in OrCAD X Presto

    1192 views
    0 replies
    Started over 1 year ago
    by mahimag
  • Discussion

    IC23.1 Studio version : Dropdown list for routePolydir Locked

    5821 views
    6 replies
    Latest over 1 year ago
    by BartEbalobo
  • Discussion

    Connecting wires through SKILL IC 6.1.8 Locked

    5962 views
    4 replies
    Latest over 1 year ago
    by FranciscoAndreo
  • Discussion

    Having issue on modifying tech rules for DRD notify function Locked

    4137 views
    0 replies
    Started over 1 year ago
    by Kevin Li
  • Suggested Answer

    Resolving DRC Errors for Blind Vias on BGA Pads in Allegro 0

    6068 views
    2 replies
    Latest over 1 year ago
    by SaiPavanl
  • Not Answered

    System Analysis Knowledge Bytes - A new way to tackle System-Level Power Integrity and PDN analysis 0

    1347 views
    0 replies
    Started over 1 year ago
    by Renu Vibha
  • Not Answered

    System Analysis Knowledge Bytes - A new way to tackle System-Level Power Integrity and PDN analysis 0

    1663 views
    0 replies
    Started over 1 year ago
    by Renu Vibha
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information