• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Simulation of Reliability (RelXpert) with MC Locked

    1256 views
    1 reply
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    Conversion gain of an envelope detector Locked

    4460 views
    0 replies
    Started over 1 year ago
    by Maria98
  • Discussion

    I am facing the following error: get/getq: first arg must be either symbol, list, defstruct or user type - 0.0 Locked

    1644 views
    2 replies
    Latest over 1 year ago
    by AB_1718192359764
  • Discussion

    Syntax Errors in using PSPICE models in Cadence Virtuoso Locked

    5287 views
    1 reply
    Latest over 1 year ago
    by Andrew Beckett
  • Answered

    Plotting to PDF in Design Entry HDL 0

    11308 views
    10 replies
    Latest over 1 year ago
    by jc teyssier
  • Answered

    CPU time in Omnis/turbo +1

    2263 views
    1 reply
    Latest over 1 year ago
    by Gaurav
  • Discussion

    Mobility and Cox value Locked

    7715 views
    2 replies
    Latest over 1 year ago
    by Maria98
  • Not Answered

    Locating PCell Designer 0 Locked

    5434 views
    2 replies
    Latest over 1 year ago
    by dandadom
  • Not Answered

    Syscap power object name don't change 0

    1526 views
    1 reply
    Latest over 1 year ago
    by rg13
  • Not Answered

    Orcad X on ARM architecture 0

    3017 views
    1 reply
    Latest over 1 year ago
    by rg13
  • Discussion

    Sigrity: Tip of the day – How to simulate tabbed routed shapes by using a new feature in Sigrity PowerSI

    2979 views
    0 replies
    Started over 1 year ago
    by SimTech
  • Discussion

    How to select all floating wires in a schematic (both connected to terminals or not connected to a terminal) Locked

    6169 views
    5 replies
    Latest over 1 year ago
    by AurelBuche
  • Discussion

    Interconnect modeling and parasitics extraction Locked

    5117 views
    1 reply
    Latest over 1 year ago
    by Saloni Chhabra
  • Discussion

    Assura LVS Must Connect Pins Locked

    5365 views
    2 replies
    Latest over 1 year ago
    by SteS93
  • Discussion

    Using expression evaluated data points as a function or a waveform from one test to the other in ADE assembler Locked

    6547 views
    7 replies
    Latest over 1 year ago
    by sidm
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information