• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Design Entry HDL_Library Locked

    12726 views
    1 reply
    Latest over 13 years ago
    by Jerry GenPart
  • Discussion

    automatically spacing and aligning instances in Virtuoso schematic editor Locked

    18014 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    Finding the maximum after a parametric analysis with more than one variable Locked

    13546 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    Pspice SLPS Interface Locked

    13022 views
    1 reply
    Latest over 13 years ago
    by Alok Tripathi
  • Discussion

    How to do a sp simulation using the netlist created by relxpert? Locked

    13809 views
    3 replies
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    Cadence session crash. Locked

    16689 views
    5 replies
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    LVS with Calibre ("wrong floating n-well" error) Locked

    4638 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    cross probing with calibre Locked

    13708 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    Location of spectre for ADE L Locked

    13566 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    VerilogIn pin notation Locked

    14637 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    Measure across a component in cadence ic 6.1.3 Locked

    13772 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    Assura TIE ivpcell substrateLib not found Locked

    13682 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    Trendline like Excel Locked

    4673 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    In valid dev or Device Instance in dc analysis of spectre cadence Locked

    13687 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    Is it possible to run DRC in Virtuoso on command line Locked

    14191 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information