• Discussion

  Unit names for vhdl and verilog Locked

  14332 views
  1 reply
  Latest over 16 years ago
  by ras thomas
• Discussion

  Duplicate Name properties in hierarchical design, Capture 16.2 Locked

  16280 views
  3 replies
  Latest over 16 years ago
  by kspringer
• Discussion

  spectre simulation error Locked

  14056 views
  1 reply
  Latest over 16 years ago
  by haikom
• Discussion

  Shematic DRC issues. Locked

  14841 views
  0 replies
  Started over 16 years ago
  by romesh
• Discussion

  Auto-Router Unconnects Locked

  13243 views
  1 reply
  Latest over 16 years ago
  by hpattie
• Discussion

  Controlling the length of a wire for which it has to be taperred in width. Locked

  13978 views
  3 replies
  Latest over 16 years ago
  by Kari
• Discussion

  length matching across groups of nets Locked

  14368 views
  3 replies
  Latest over 16 years ago
  by Dennis Nagle
• Discussion

  Incorrect Fractional Cell Error Locked

  13926 views
  2 replies
  Latest over 16 years ago
  by danielmo
• Discussion

  IC-PKG Co-design Webinar Aug 26

  12924 views
  0 replies
  Started over 16 years ago
  by BillAcito
• Discussion

  Sroute and vias in Encounter Locked

  14363 views
  0 replies
  Started over 16 years ago
  by konx
• Discussion

  Moving Pins Locked

  15827 views
  4 replies
  Latest over 16 years ago
  by Philey
• Discussion

  Follow rails for empty rows. Locked

  14222 views
  3 replies
  Latest over 16 years ago
  by Kari
• Discussion

  How to 'dbGet' the numeric "WireId" for a layer Locked

  960 views
  1 reply
  Latest over 16 years ago
  by BobD
• Discussion

  How to use Cadence SPB Switch Release Locked

  17306 views
  2 replies
  Latest over 16 years ago
  by mcatramb91
• Discussion

  Global change of line width Locked

  13560 views
  3 replies
  Latest over 16 years ago
  by jch teyssier