• Discussion

  About eco.txt Locked

  15659 views
  3 replies
  Latest over 17 years ago
  by archive
• Discussion

  Triangle marker Locked

  14864 views
  3 replies
  Latest over 17 years ago
  by archive
• Discussion

  turn off the unmapped test ports, circuits Locked

  13157 views
  1 reply
  Latest over 17 years ago
  by archive
• Discussion

  TIP OF THE MONTH: How can I compare unreachable logic? Conformal LEC doesn't map nor compare it. Locked

  6022 views
  2 replies
  Latest over 17 years ago
  by archive
• Discussion

  How to setup design rules for one chip? Locked

  12916 views
  2 replies
  Latest over 17 years ago
  by archive
• Discussion

  Allegro choice difference? Locked

  12476 views
  0 replies
  Started over 17 years ago
  by archive
• Discussion

  difference between HSpice,HSpiceS,Spectre,SpectreS? Locked

  11794 views
  4 replies
  Latest over 17 years ago
  by archive
• Discussion

  Reset considerations in EVC in Specman Locked

  12762 views
  0 replies
  Started over 17 years ago
  by archive
• Discussion

  Your chance to change the SystemVerilog world! Locked

  12655 views
  0 replies
  Started over 17 years ago
  by archive
• Discussion

  Highlight Dummy_Nets Locked

  13382 views
  4 replies
  Latest over 17 years ago
  by archive
• Discussion

  question about input referred noise Locked

  13233 views
  0 replies
  Started over 17 years ago
  by archive
• Discussion

  Regarding Fire & Ice tool Manual Locked

  5748 views
  1 reply
  Latest over 17 years ago
  by archive
• Discussion

  Package to package spacing Locked

  19104 views
  9 replies
  Latest over 17 years ago
  by archive
• Discussion

  VRM Parameters? Locked

  12612 views
  0 replies
  Started over 17 years ago
  by archive
• Discussion

  how to measure waveform using ocean Locked

  13491 views
  1 reply
  Latest over 17 years ago
  by archive