• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Help on creating layout for a symmetric circuit by stitching two "half-layout" Locked

    2284 views
    2 replies
    Latest over 2 years ago
    by A1vis
  • Discussion

    why i can't print schematic with true-type font? Locked

    2071 views
    5 replies
    Latest over 2 years ago
    by Basel Alsoudi
  • Suggested Answer

    equation in pspice 0

    6250 views
    3 replies
    Latest over 2 years ago
    by oldmouldy
  • Discussion

    Implementing m. code in Virtuoso Locked

    7819 views
    4 replies
    Latest over 2 years ago
    by Bobby Obvious
  • Discussion

    Structured Vs. Unstructured Mesh

    9057 views
    0 replies
    Started over 2 years ago
    by CFDTech
  • Discussion

    Non satisfying KCL equation for virtuoso simulation operating point Locked

    13990 views
    15 replies
    Latest over 2 years ago
    by SMaxwell
  • Discussion

    Is there a way to set the net name as variable in a schematic? Locked

    6425 views
    1 reply
    Latest over 2 years ago
    by ShawnLogan
  • Discussion

    find cells in row next to all same Locked

    5767 views
    0 replies
    Started over 2 years ago
    by zehtr
  • Discussion

    Adding an image to a form, and other form questions Locked

    8416 views
    7 replies
    Latest over 2 years ago
    by blankman
  • Suggested Answer

    bias point and probe voltage 0

    5763 views
    3 replies
    Latest over 2 years ago
    by AyushD
  • Discussion

    DDR4 Report Generation in Topology Explorer

    7222 views
    1 reply
    Latest over 2 years ago
    by ShivaShankarM
  • Discussion

    Adding a variable to a Scheme / SKILL++ environment after its definition Locked

    7137 views
    2 replies
    Latest over 2 years ago
    by AurelBuche
  • Answered

    PCB Replication taking more time than usual +1

    6686 views
    3 replies
    Latest over 2 years ago
    by RohitRohan
  • Suggested Answer

    How do we use the straddling command in expression gui of the rectangle command in Pcell designer tool. What purpose does the reference and test shapes serve in here. 0 Locked

    7689 views
    2 replies
    Latest over 2 years ago
    by Pooja28
  • Discussion

    I import a library by adding aline in cds.lib but the combs in the appform created by usr didn't update. Locked

    1039 views
    1 reply
    Latest over 2 years ago
    by Maple Oven
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information