• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Answered

    Unable to open OMNIS 5.2 +1

    7505 views
    6 replies
    Latest over 3 years ago
    by Colinda
  • Not Answered

    PSpice - Tip of the Week: How to customize information in simulation output file. 0

    1725 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Answered

    Calculating of k-epsilon +1

    5617 views
    7 replies
    Latest over 3 years ago
    by sriluta
  • Not Answered

    Assigning Pin Name to Net Name 0

    12783 views
    5 replies
    Latest over 3 years ago
    by LudovicL
  • Not Answered

    Imposing a fluctuating BC at the outlet 0

    2985 views
    2 replies
    Latest over 3 years ago
    by sriluta
  • Discussion

    How to freeze parameters on instantiated pcells Locked

    8174 views
    2 replies
    Latest over 3 years ago
    by RVERP
  • Discussion

    How to solve the error:"Function xmdbg_fatal not define" Locked

    3276 views
    5 replies
    Latest over 3 years ago
    by StephenH
  • Discussion

    LVS - not compared, number of port 0 in layout Locked

    3090 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Stream out GDS and maintain its hierarchy as it appears in design database (library manager) Locked

    11799 views
    4 replies
    Latest over 3 years ago
    by DeyanLevski
  • Discussion

    calibreview lack all nets which connect with res and cap Locked

    8709 views
    2 replies
    Latest over 3 years ago
    by dogman4
  • Discussion

    Using heatsinks in Celsius: Part 1

    5864 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Discussion

    Equivalent Noise Charge (ENC) Calculation of a Charge Sensitive Amplifier in Cadence Virtuoso Locked

    9649 views
    3 replies
    Latest over 3 years ago
    by ebecheto
  • Discussion

    How can I push an instance down one level in the design hierarchy Locked

    9464 views
    3 replies
    Latest over 3 years ago
    by aaronginn
  • Discussion

    can't import uvm_ml for using sv test with e component Locked

    3865 views
    6 replies
    Latest over 3 years ago
    by StephenH
  • Discussion

    Via Structures – A ‘must have’ utility to speed up the design process

    10438 views
    0 replies
    Started over 3 years ago
    by PCBTech
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information