• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    How to use corner output expression in other corners for a multiple corner sim? Locked

    11769 views
    4 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Ocean Script to get Monte Carlo Iteration ID/Directory Locked

    1663 views
    1 reply
    Latest over 3 years ago
    by ShawnLogan
  • Discussion

    How to print name of passed parameter Locked

    8130 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Highlight shapes

    8250 views
    1 reply
    Latest over 3 years ago
    by avant
  • Discussion

    Liberate: are only hidden power arcs needed when defining power arcs during STD cell characterisation? Locked

    8004 views
    0 replies
    Started over 3 years ago
    by jiacong
  • Discussion

    Schematic bus terminals has no corresponding layout bus terminal definition Locked

    9329 views
    3 replies
    Latest over 3 years ago
    by sidm
  • Discussion

    Bus termination error? Locked

    11805 views
    8 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    How can I quickly check the run date of a History item in Assembler from Data View assistant? Locked

    9103 views
    4 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Moving pCell Layout to 0:0 Origin Locked

    3001 views
    4 replies
    Latest over 3 years ago
    by Ynishant
  • Not Answered

    How to Setup the work with Syscap on 2 Workplaces with a shared Library on an external Server located folder. 0

    7552 views
    3 replies
    Latest over 3 years ago
    by atishcdns
  • Discussion

    how to via on SC pin with diffrient Net name Locked

    8371 views
    1 reply
    Latest over 3 years ago
    by DimoM
  • Discussion

    iv characteristics of solar cell in cadence virtuoso Locked

    7451 views
    0 replies
    Started over 3 years ago
    by isiaka099
  • Discussion

    usage of busset element Locked

    10102 views
    1 reply
    Latest over 3 years ago
    by paulinho
  • Answered

    stacking micro via over buried via 0

    11976 views
    6 replies
    Latest over 3 years ago
    by masamasa
  • Discussion

    How to export spice netlist to specified name and directory path? Locked

    8217 views
    0 replies
    Started over 3 years ago
    by KEVINLO
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information