• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Layout XL stop layers (again) Locked

    9895 views
    2 replies
    Latest over 3 years ago
    by tdtg
  • Discussion

    Availability of Sensitivity results in Assembler after corner run? Locked

    8304 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Tip of the Week - How to update the Trace-End Properties in an SPD file

    832 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Discussion

    SystemVerilog AMS simulation (ADE) xmelab ERROR, TYCMPAT: port or terminal connection type check failed on instance (expecting datatype compatible with 'packed array' but found 'unpacked array[0:1] of packed array [3:0] of logic' instead) Locked

    5431 views
    5 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    hiLayerGen skill implementation Locked

    8109 views
    2 replies
    Latest over 3 years ago
    by GabrielVarela
  • Discussion

    How to re-use a setting for Assembler Results Table (Detailed Transposed)? Locked

    7904 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    unwrap family Locked

    8158 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Verilog-ams generate-for loop with schematic reference Locked

    9678 views
    1 reply
    Latest over 3 years ago
    by SimbaG
  • Not Answered

    Can I design a PCB with different outline at each layer? 0

    8500 views
    1 reply
    Latest over 3 years ago
    by SOT23
  • Answered

    Questions regarding OMNIS +1

    3671 views
    1 reply
    Latest over 3 years ago
    by BIPal
  • Discussion

    dynamic selection totally freezes layout xl when there are many connectivity warnings Locked

    8549 views
    2 replies
    Latest over 3 years ago
    by tdtg
  • Discussion

    override maximum FET length in schematic pcell to match layout MOSCAP dimensions Locked

    8681 views
    2 replies
    Latest over 3 years ago
    by tdtg
  • Discussion

    Virtuoso command not found Locked

    27991 views
    21 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    runams cannot handle environment variables in cds.lib? Locked

    10911 views
    4 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    connectRules for multiple power domain Locked

    8979 views
    2 replies
    Latest over 3 years ago
    by DavidLou
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information