• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    How to hide board origin symbol when using Export PDF (version 17.2) ?

    10170 views
    4 replies
    Latest over 3 years ago
    by Schulz Jordan
  • Not Answered

    How to change the measurement unit from "mils" to "mm" in Allegro Free Physical Viewer (version 17.4) 0

    6612 views
    4 replies
    Latest over 3 years ago
    by Schulz Jordan
  • Suggested Answer

    Changing Line To Text 0

    10261 views
    4 replies
    Latest over 3 years ago
    by Schulz Jordan
  • Discussion

    ERROR (LBRCXM-674) Quantus PVS Extraction Locked

    10362 views
    3 replies
    Latest over 3 years ago
    by Saloni Chhabra
  • Discussion

    How to generate Verilog Library with verilog submodules in Stratus? Locked

    9738 views
    0 replies
    Started over 3 years ago
    by Saya Lee
  • Discussion

    What will be the trapezoidal angle of the bottom-layer routed trace to get the same impedance as the top-layer routed trace?

    6879 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Discussion

    asiGetPsfDir(asiGetCurrentSession()) do not return ADE assembler simulation path for each sweep values Locked

    1159 views
    1 reply
    Latest over 3 years ago
    by FormerMember
  • Discussion

    How to run Spectre simulation with ocean script without initializing environment every time I simulate it? Locked

    15535 views
    3 replies
    Latest over 3 years ago
    by FormerMember
  • Discussion

    Allegro - Tip of the Week: Adding auto-voids under SMD pads

    3210 views
    1 reply
    Latest over 3 years ago
    by excellon1
  • Discussion

    Deleted outputs in explorer/Viva keep reappearing! Locked

    2061 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Suggested Answer

    How Does One Prevent Via creation During Active Routing Sequence from Always Snapping into Nearby Pad? 0

    8713 views
    1 reply
    Latest over 3 years ago
    by CseaTec
  • Discussion

    new cds_srr error Locked

    9224 views
    1 reply
    Latest over 3 years ago
    by NimaGi
  • Not Answered

    STEP Model Mapping using Database Entry 0

    6599 views
    0 replies
    Started over 3 years ago
    by ryamashita
  • Not Answered

    Why to use Allegro System Capture – The Live BOM User Interface 0

    6724 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Answered

    Can the bond wire text input function in cadence sip realize automatic wire bond connection? 0

    16681 views
    9 replies
    Latest over 3 years ago
    by adora18
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information