• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Spectre failed to complete the simulation with Error ID=5011 Locked

    6970 views
    7 replies
    Latest over 3 years ago
    by FormerMember
  • Discussion

    Module instance name changed to hdl_xx when creating verilog netlist Locked

    12402 views
    5 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Custom vs PNR layout Locked

    9690 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    SystemVerilog Outputs Incorrect Real Datatype Number Precision Locked

    11434 views
    2 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Digital components library for CMOSP18 in IC6 or IC5 in transistor level Locked

    10600 views
    6 replies
    Latest over 3 years ago
    by HamedN
  • Discussion

    APS and XPS MS encountered a critical error during simulation Locked

    12095 views
    2 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Crosstalk Analysis and Simulation in High-Speed PCB design

    8220 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Discussion

    PSpice A/D Modelling Application – Create and use models on the fly

    1441 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Discussion

    Get 'enabled' state of cellview counter Locked

    2915 views
    5 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    SKILL program structure for 3rd parties Locked

    11185 views
    6 replies
    Latest over 3 years ago
    by mbracht
  • Discussion

    Changing schematic properties and callbacks Locked

    15649 views
    8 replies
    Latest over 3 years ago
    by RaphaelN
  • Discussion

    How to perform transient noise analysis at a specified time? Locked

    11481 views
    2 replies
    Latest over 3 years ago
    by zuiying
  • Not Answered

    Test point on nets within a hierarchical block that don't have a port in the symbol 0

    2080 views
    1 reply
    Latest over 3 years ago
    by markyd
  • Not Answered

    Export CIS BOM report to excel is empty, unless the DSN file name is 9 characters or less 0

    16706 views
    12 replies
    Latest over 3 years ago
    by omerG
  • Discussion

    Clarity - Tip of the Week - Cylindrical Segmentation in Clarity

    991 views
    0 replies
    Started over 3 years ago
    by SimTech
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information