• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    supported psf format different between IC617 and IC618? Locked

    11090 views
    2 replies
    Latest over 4 years ago
    by kkdesbois
  • Discussion

    How to interpret area reported by Genus in mm2 Locked

    13704 views
    0 replies
    Started over 4 years ago
    by abarajithan11
  • Discussion

    Why pin object is converted to shape in Abstract generator Locked

    10204 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    How to find "file signature" of design files in Cadence Virtuoso (schematics, layouts, symbols, etc.) Locked

    3578 views
    6 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Weird behavior when using drGetWaveformYVec and drGetElem with a logic signal Locked

    10750 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    padstack question Locked

    9756 views
    1 reply
    Latest over 4 years ago
    by steve
  • Discussion

    IMC exception on opening .ucm from xrun coverage generation Locked

    15849 views
    1 reply
    Latest over 4 years ago
    by StephenH
  • Discussion

    Transient simulation termination by VerilogA model Locked

    13081 views
    4 replies
    Latest over 4 years ago
    by Senan
  • Discussion

    How to convert Shape to Cline?

    10428 views
    0 replies
    Started over 4 years ago
    by ichliebedich
  • Discussion

    can I just place one cap from Vcc+ to Vcc- on the adaptor board to cover both IC's? Locked

    978 views
    0 replies
    Started over 4 years ago
    by kaylee
  • Discussion

    Utilising a Form 'Help' Callback Locked

    2174 views
    2 replies
    Latest over 4 years ago
    by kdolan
  • Discussion

    Verilog Error Locked

    13202 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Not Answered

    pnR problem 0

    11113 views
    0 replies
    Started over 4 years ago
    by soodswar
  • Discussion

    Creating Logical only part with fully named variations Locked

    9089 views
    0 replies
    Started over 4 years ago
    by Troy Wilson
  • Discussion

    Create a opening in a existing copper pour.

    13597 views
    5 replies
    Latest over 4 years ago
    by OLY29
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information