• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Convert from PCB PADS file (.pcb) to Sigrity format (.spd)

    13959 views
    0 replies
    Started over 4 years ago
    by Binhngo1210
  • Discussion

    Dynamically display wire color according to net signal type in schematics Locked

    12529 views
    2 replies
    Latest over 4 years ago
    by AurelBuche
  • Not Answered

    Bottom Up Hierarchical Design 0

    15206 views
    4 replies
    Latest over 4 years ago
    by tmd63
  • Discussion

    ADE Assembler: variable values with leading zeros interpreted as octal in ICADVM20.1 Locked

    13527 views
    6 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    What's the bindkey command for ascend to top level on Cadence? Locked

    7212 views
    6 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Restrict buffer use for a particular sub block while routing using INNOVUS Locked

    12785 views
    1 reply
    Latest over 4 years ago
    by Dimo M
  • Discussion

    Getting drc Error Report

    13854 views
    2 replies
    Latest over 4 years ago
    by karthikeyan123
  • Discussion

    create a copy of device library, some parameters' limitCheck failed.... Locked

    1416 views
    3 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    How to pass a string variable in the addRings command? Locked

    12303 views
    1 reply
    Latest over 4 years ago
    by Dimo M
  • Discussion

    Can't launch the schematic simulation(error(ORCAP-15052), INFO(ORNET-1169)) with the PSPICE for TI Locked

    6125 views
    0 replies
    Started over 4 years ago
    by Efim screen name
  • Discussion

    Innovus tutorial Locked

    20303 views
    1 reply
    Latest over 4 years ago
    by Dimo M
  • Not Answered

    Net list error during orcad capture simulation 0

    29676 views
    2 replies
    Latest over 4 years ago
    by Efim screen name
  • Discussion

    Guidelines for the Digital Implementation Forum Locked

    13428 views
    0 replies
    Started over 4 years ago
    by Dimo M
  • Discussion

    Global net connections warning on export netlist with power pins for block implementation Locked

    13734 views
    1 reply
    Latest over 4 years ago
    by Dimo M
  • Discussion

    Which variables give us the H/W information of the Core in Cadence Innovus? Locked

    4036 views
    1 reply
    Latest over 4 years ago
    by Dimo M
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information