Custom IC Design

Latest Posts

Discussion

FinFET model parameter

Category: Custom IC Design

By Saeed Gharagoz

$usertype
•
updated over 6 years ago by Andrew Beckett

36 replies • 38206 views
Discussion

Plotting temperature w.r.t time( while changing temperature using dynamic parameter in transient analysis.)

Category: Custom IC Design

By abhishekMXL

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 22204 views
Discussion

Customize Extractor Form in IC6.1.7

Category: Custom IC Design

By InfCoder

$usertype
•
started over 6 years ago

0 replies • 13374 views
Discussion

Virtuoso_Schematic_Editor_XL License Checkout Failure IC 6.1.8

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 21727 views
Discussion

viva graph tip

Category: Custom IC Design

By Noca

$usertype
•
updated over 6 years ago by Noca

6 replies • 18677 views
Discussion

ADE Explorer spends excessive time "evaluating"

Category: Custom IC Design

By NickA

$usertype
•
updated over 6 years ago by Andrew Beckett

2 replies • 1777 views
Discussion

Difference between S3 and T3 layers being used as deep nwell in 22FDX.

Category: Custom IC Design

By Vishu21

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 15242 views
Discussion

Device checking output in Spectre

Category: Custom IC Design

By nicola91it

$usertype
•
started over 6 years ago

0 replies • 15039 views
Discussion

on analoglib components doesn't show in input.scs

Category: Custom IC Design

By Ruixin

$usertype
•
updated over 6 years ago by Ruixin

2 replies • 1412 views
Discussion

How to avoid "Further occurences of this warning will be suppressed" in Spectre netlist parser

Category: Custom IC Design

By pyohayo

$usertype
•
updated over 6 years ago by pyohayo

4 replies • 3839 views
Discussion

Strange behaviour of Virtuoso

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 6 years ago by FormerMember

2 replies • 8162 views
Discussion

changing a instance of a block across multiples ade assembly schematics

Category: Custom IC Design

By Noca

$usertype
•
updated over 6 years ago by Noca

2 replies • 14147 views
Discussion

Diffstbprobe

Category: Custom IC Design

By DaleStubbs

$usertype
•
updated over 6 years ago by RFStuff

11 replies • 31590 views
Discussion

S and D shorted after Align/abut many transistors together in Layout

Category: Custom IC Design

By DavidLou

$usertype
•
updated over 6 years ago by DavidLou

3 replies • 3051 views
Discussion

Pointer issue in Layout design

Category: Custom IC Design

By NorNand

$usertype
•
updated over 6 years ago by Andrew Beckett

5 replies • 15709 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.