Custom IC Design

Latest Posts

Discussion

psrr for oscillator

Category: Custom IC Design

By jugemu1234

$usertype
•
updated over 16 years ago by Andrew Beckett

1 replies • 16631 views
Discussion

problem in spectre

Category: Custom IC Design

By minci

$usertype
•
updated over 16 years ago by minci

8 replies • 18588 views
Discussion

Virtuoso Crash IC6.1.3.500.14 (32-bit)

Category: Custom IC Design

By sgs9

$usertype
•
updated over 16 years ago by Andrew Beckett

2 replies • 14473 views
Discussion

"None of the properties 'lastSchematicExtraction' or 'syLastExtraction' was found" problem

Category: Custom IC Design

By archive

$usertype
•
updated over 16 years ago by Andrew Beckett

6 replies • 9497 views
Discussion

problems with calibre lvs

Category: Custom IC Design

By Francy

$usertype
•
updated over 16 years ago by tkhan

1 replies • 18870 views
Discussion

ADE L | post-layout simulation | input.scs error

Category: Custom IC Design

By Rbaca

$usertype
•
updated over 16 years ago by Quek

4 replies • 15214 views
Discussion

ADE-L asking for license when using "schematic menus"

Category: Custom IC Design

By tkhan

$usertype
•
updated over 16 years ago by tkhan

7 replies • 2982 views
Discussion

ultrasim partitioning error, can I decalre bias node as voltage regulator output?

Category: Custom IC Design

By huber

$usertype
•
updated over 16 years ago by Andre Baguenie

2 replies • 14666 views
Discussion

autosave option in 6.1.3 version

Category: Custom IC Design

By shushan

$usertype
•
updated over 16 years ago by chlascrew

7 replies • 17270 views
Discussion

spectre RF pss sweep error

Category: Custom IC Design

By kivvzhou

$usertype
•
updated over 16 years ago by Andrew Beckett

4 replies • 16072 views
Discussion

ASSURA LVS errors

Category: Custom IC Design

By Dennis Faber

$usertype
•
updated over 16 years ago by Quek

3 replies • 15840 views
Discussion

Operating region

Category: Custom IC Design

By jugemu1234

$usertype
•
updated over 16 years ago by Dennis Faber

4 replies • 77619 views
Discussion

extract specified layout net 5141 (Assura & pvs)

Category: Custom IC Design

By stuso

$usertype
•
updated over 16 years ago by Andrew Beckett

3 replies • 2001 views
Discussion

Ultrasim partitioning guidelines

Category: Custom IC Design

By paulaos

$usertype
•
started over 16 years ago

0 replies • 13764 views
Discussion

Plotting pole/zero results

Category: Custom IC Design

By Grover

$usertype
•
updated over 16 years ago by Andrew Beckett

7 replies • 9686 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.