Custom IC Design

Latest Posts

Discussion

Parameters Sweep in ADE-XL results in "netl err"

Category: Custom IC Design

By akak

$usertype
•
updated over 7 years ago by akak

8 replies • 9412 views
Discussion

Queue list in job policies of ADE

Category: Custom IC Design

By anoopvk

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 16613 views
Discussion

Parsevals theorem

Category: Custom IC Design

By itos

$usertype
•
updated over 7 years ago by Andrew Beckett

2 replies • 14168 views
Discussion

Long symbol label expressions disrupting Zoom to Fit

Category: Custom IC Design

By CADcasualty

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 14736 views
Discussion

How is the netlisting done in ADE

Category: Custom IC Design

By anoopvk

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 14475 views
Discussion

need document regarding voltage sources and it usage (vdc, vpulse..etc)

Category: Custom IC Design

By AARORA

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 14442 views
Discussion

ADE XL Job Policy Setup -> Max. Jobs - automatic set after start

Category: Custom IC Design

By AndreyVolk

$usertype
•
updated over 7 years ago by AndreyVolk

1 replies • 5084 views
Discussion

noise analysis during transient

Category: Custom IC Design

By nicola91it

$usertype
•
updated over 7 years ago by nicola91it

2 replies • 14195 views
Discussion

[IC6.1.7] Simulating VHDL-AMS

Category: Custom IC Design

By LukiLeu

$usertype
•
updated over 7 years ago by LukiLeu

2 replies • 15272 views
Discussion

What is the difference between the $PATH variables?

Category: Custom IC Design

By AndreyVolk

$usertype
•
updated over 7 years ago by AndreyVolk

2 replies • 6926 views
Discussion

variable $freq in veriloga

Category: Custom IC Design

By RobinCommander

$usertype
•
updated over 7 years ago by Frank Wiedmann

6 replies • 18590 views
Discussion

saving results with same net names of two different cells

Category: Custom IC Design

By EngrZM

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 14486 views
Discussion

Number of accepted tran steps in spectre log

Category: Custom IC Design

By anoopvk

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14749 views
Discussion

Modifying an extracted view for post layout simulation.

Category: Custom IC Design

By ghrshomali

$usertype
•
updated over 8 years ago by Bruce A

16 replies • 25671 views
Discussion

Dynamically Changing the pulse width - vpulse/vsource

Category: Custom IC Design

By vijaykpd

$usertype
•
updated over 8 years ago by vijaykpd

4 replies • 8864 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.