Custom IC Design

Latest Posts

Discussion

Symbol 'patch' in lib 'basic' may lead to different LVS results in different IC suites?

Category: Custom IC Design

By LiQY20

$usertype
•
updated over 2 years ago by LiQY20

2 replies • 2730 views
Discussion

Pulse source for unequal duty cycle

Category: Custom IC Design

By BitanMallik

$usertype
•
updated over 2 years ago by BitanMallik

2 replies • 5502 views
Discussion

How to auto-place standard cells using its own prBoundary?

Category: Custom IC Design

By RuihW

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 6823 views
Discussion

How do I change the name and unit of the X-axis in “plot across design points”

Category: Custom IC Design

By wangyunxin

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 6640 views
Discussion

How do Maestro and caculator average the waveform of a digital signal

Category: Custom IC Design

By wangyunxin

$usertype
•
updated over 2 years ago by wangyunxin

1 replies • 5503 views
Discussion

How to automatically find the final x-value of a waveform to be used by the integ() function

Category: Custom IC Design

By DomiHammerfall

$usertype
•
updated over 2 years ago by Andrew Beckett

3 replies • 5957 views
Discussion

Equation Syntax

Category: Custom IC Design

By Maria98

$usertype
•
updated over 2 years ago by Maria98

2 replies • 5491 views
Discussion

maestro Waveform renaming

Category: Custom IC Design

By wangyunxin

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 5455 views
Discussion

Error Layer window not appear although there is DRC error

Category: Custom IC Design

By SARAP

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 5674 views
Discussion

Ocean Post Processing on a sweep

Category: Custom IC Design

By david73

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 5424 views
Discussion

TLIN (ADS) equivalent model in CADENCE VIRTUOSO

Category: Custom IC Design

By Maria98

$usertype
•
updated over 2 years ago by ShawnLogan

2 replies • 6292 views
Discussion

port connectivity in schematic generated by EMX blackbox

Category: Custom IC Design

By ashwinrs

$usertype
•
started over 2 years ago

0 replies • 5735 views
Discussion

Not able to annotate "Region operating point

Category: Custom IC Design

By Vishesh Gupta

$usertype
•
updated over 2 years ago by Vishesh Gupta

2 replies • 2024 views
Discussion

adexl montecarlo simulations stuck

Category: Custom IC Design

By hesaliveJim

$usertype
•
updated over 2 years ago by Andrew Beckett

3 replies • 6213 views
Discussion

Liberate can't read the cell netlist

Category: Custom IC Design

By Mathieu Chene

$usertype
•
updated over 2 years ago by Mathieu Chene

2 replies • 1508 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.