Custom IC Design

Latest Posts

Discussion

NCSU cdk does not have assura drc,lvs rcx rules.....

Category: Custom IC Design

By guru1984

$usertype
•
started over 9 years ago

0 replies • 843 views
Discussion

virtuoso Segmentation fault

Category: Custom IC Design

By likelike

$usertype
•
updated over 9 years ago by SanjayNITT

8 replies • 26212 views
Discussion

Make a variable as input of another expression in MC simulation

Category: Custom IC Design

By Junyi

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14130 views
Discussion

how do I attach technology library with new virtuoso lib

Category: Custom IC Design

By skillvt

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 32941 views
Discussion

Annotating bussed terminal voltages with cdsTerm()

Category: Custom IC Design

By tderstep

$usertype
•
updated over 9 years ago by Michele Ancis

10 replies • 20141 views
Discussion

Transient simulation strobing issues with xps

Category: Custom IC Design

By rsashwinkumar

$usertype
•
started over 9 years ago

0 replies • 13929 views
Discussion

Problem building a slotted metal pcell

Category: Custom IC Design

By archive

$usertype
•
updated over 9 years ago by Andrew Beckett

7 replies • 16605 views
Discussion

QRC Extraction

Category: Custom IC Design

By kaydense

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 15744 views
Discussion

Monte Carlo in ADE XL error

Category: Custom IC Design

By syen

$usertype
•
updated over 9 years ago by Bsaoni

5 replies • 17054 views
Discussion

Monte Carlo simulation issues

Category: Custom IC Design

By saikatc

$usertype
•
updated over 9 years ago by saikatc

2 replies • 14428 views
Discussion

Is that necessary to choose "save all" when creating a "savestate file", and re-start the simulation from it.

Category: Custom IC Design

By fatcat1206

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 1219 views
Discussion

Failed to build VDB. Cannot submit DRC Run

Category: Custom IC Design

By V4vlsi

$usertype
•
updated over 9 years ago by kapiljainwal

4 replies • 23434 views
Discussion

Schematic terminals location and position for automated routing.

Category: Custom IC Design

By KishanVNs

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 15400 views
Discussion

Assura LVS QRC extraction of only metal structure

Category: Custom IC Design

By MartinK

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 15173 views
Discussion

Transient info-time values not matching with the the transient values

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13647 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.