Custom IC Design

Latest Posts

Discussion

Alter Device Parameter when Device is in Array

Category: Custom IC Design

By Jeff Kauppila

$usertype
•
started over 3 years ago

0 replies • 8426 views
Discussion

How to simulate (equivalent) noise (charge) of CSA?

Category: Custom IC Design

By delgsy

$usertype
•
started over 3 years ago

0 replies • 8661 views
Discussion

Spikes on my signal

Category: Custom IC Design

By Soly

$usertype
•
updated over 3 years ago by FormerMember

5 replies • 12108 views
Discussion

STT MTJ Model

Category: Custom IC Design

By Aswathyn

$usertype
•
started over 3 years ago

0 replies • 9362 views
Discussion

cannot delete extraction cellview

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 9106 views
Discussion

Layour Passing LVS but failing passing PEX extracting calibre. Anyone know why?

Category: Custom IC Design

By FlyingAlbatross

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 12174 views
Discussion

Undo history cleared when saving layout

Category: Custom IC Design

By RicardoGV1

$usertype
•
updated over 3 years ago by Andrew Beckett

4 replies • 12178 views
Discussion

Saving and plotting internal signals within the DSPF extracted view in ADE Explorer

Category: Custom IC Design

By Victor Camacho

$usertype
•
updated over 3 years ago by FormerMember

3 replies • 17522 views
Discussion

what is the meaning of iprobe component in analogLib?

Category: Custom IC Design

By Gordon1002

$usertype
•
updated over 3 years ago by FormerMember

2 replies • 15491 views
Discussion

Plotting from ADE Explorer (netl err)

Category: Custom IC Design

By Sepide

$usertype
•
updated over 3 years ago by Andrew Beckett

5 replies • 18624 views
Discussion

FFT of a signal

Category: Custom IC Design

By Firdos

$usertype
•
updated over 3 years ago by Firdos

5 replies • 20269 views
Discussion

Signal doesn't reach full swing (0 -> VDD) in post-layout spectre tran-simulation

Category: Custom IC Design

By iq79

$usertype
•
updated over 3 years ago by FormerMember

11 replies • 5664 views
Discussion

viaMap in streamout.

Category: Custom IC Design

By kenc184

$usertype
•
updated over 3 years ago by kenc184

2 replies • 9954 views
Discussion

MTS - how to use cells with identical library name but under different PDKs

Category: Custom IC Design

By hkhatri

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 921 views
Discussion

Layout of the technology cells are distorted

Category: Custom IC Design

By Rezara

$usertype
•
updated over 3 years ago by Rezara

2 replies • 9008 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.