Custom IC Design

Latest Posts

Discussion

[Virtuoso layout XL] How to switch between quick align User Spacing and quick align No Spacing with single keystroke?

Category: Custom IC Design

By 94d33m
•
updated over 4 years ago by Andrew Beckett

3 replies • 16426 views
Discussion

How to run encrypted Pspice model in Cadence?

Category: Custom IC Design

By Firdos
•
updated over 4 years ago by Frank Wiedmann

1 replies • 10787 views
Discussion

Relative path for Ocean script in Maestro

Category: Custom IC Design

By FormerMember
•
updated over 4 years ago by FormerMember

1 replies • 5124 views
Discussion

skipping digital registers in analog extracted simulations

Category: Custom IC Design

By Mohamayreh
•
updated over 4 years ago by FormerMember

1 replies • 9258 views
Discussion

How to keep attached shapes of a multipart path when chopping the multipart path

Category: Custom IC Design

By Strongy2021
•
started over 4 years ago

0 replies • 9050 views
Discussion

Simulation of gate leakage current using cadence

Category: Custom IC Design

By Minghao
•
updated over 4 years ago by FormerMember

3 replies • 12900 views
Discussion

Frequency Measurement when clock is constant (veriloga)

Category: Custom IC Design

By ElZorro
•
started over 4 years ago

0 replies • 10284 views
Discussion

Double sided spectrum in PSS simulation

Category: Custom IC Design

By Alok110
•
updated over 4 years ago by Alok110

3 replies • 10662 views
Discussion

How to snap different layers to the edges of other layers? (Virtuoso Layout XL)

Category: Custom IC Design

By 94d33m
•
started over 4 years ago

0 replies • 10750 views
Discussion

Generating Layout - pcellEvalFailed

Category: Custom IC Design

By nokta
•
updated over 4 years ago by Andrew Beckett

6 replies • 4502 views
Discussion

EMIR simulation fails with EMIR-1099 code

Category: Custom IC Design

By ZMOS
•
started over 4 years ago

0 replies • 9809 views
Discussion

Library charecterization without post-layout netlists

Category: Custom IC Design

By iamKarthikBK
•
updated over 4 years ago by iamKarthikBK

15 replies • 14141 views
Discussion

VIVA Evaluation error for calculator expression over corners in ADE Assembler

Category: Custom IC Design

By Senan
•
updated over 4 years ago by Senan

2 replies • 12394 views
Discussion

Update VerilogA outputs during simulation based on values read from from

Category: Custom IC Design

By slim15
•
updated over 4 years ago by Andrew Beckett

1 replies • 9871 views
Discussion

Noise Figure of track and hold circuit

Category: Custom IC Design

By Alok110
•
updated over 4 years ago by FormerMember

17 replies • 21817 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.