Custom IC Design

Latest Posts

Discussion

convert ircx to ict or emDataFile for Voltus-fi

Category: Custom IC Design

By huqy

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 15082 views
Discussion

Unable to Import .v files with `define using "Cadence Verilog In" tool

Category: Custom IC Design

By Nader Fathy

$usertype
•
updated over 5 years ago by Nader Fathy

3 replies • 5161 views
Discussion

how to add section info to extsim_model_include?

Category: Custom IC Design

By chaujohnthan

$usertype
•
updated over 5 years ago by chaujohnthan

10 replies • 15214 views
Discussion

Regarding Save/Restore Settings for Transient Simulation

Category: Custom IC Design

By Kiel76

$usertype
•
updated over 5 years ago by FormerMember

3 replies • 4128 views
Discussion

Virtuoso Spectre Monte Carlo simulation

Category: Custom IC Design

By Anbarasu07

$usertype
•
updated over 5 years ago by Anbarasu07

2 replies • 14111 views
Discussion

CMOS inverter PAC output

Category: Custom IC Design

By nicodega

$usertype
•
updated over 5 years ago by FormerMember

8 replies • 17984 views
Discussion

What is the LEF / LDE / LLE?

Category: Custom IC Design

By Chan ho

$usertype
•
updated over 5 years ago by Andrew Beckett

5 replies • 22610 views
Discussion

Porting Layout is Virtuoso Layout to Encounter

Category: Custom IC Design

By nick83

$usertype
•
updated over 5 years ago by Andrew Beckett

12 replies • 19201 views
Discussion

ERROR (SPECTRE-308)

Category: Custom IC Design

By Sali

$usertype
•
updated over 5 years ago by Andrew Beckett

4 replies • 14301 views
Discussion

Accurate delay measurement between two clocks

Category: Custom IC Design

By threepwood06

$usertype
•
updated over 5 years ago by Andrew Beckett

3 replies • 16958 views
Discussion

VHDL-AMS std and ieee libraries not found/empty

Category: Custom IC Design

By pepijndevos

$usertype
•
updated over 5 years ago by pepijndevos

2 replies • 3764 views
Discussion

How to get a plot with two ADE XL outputs?

Category: Custom IC Design

By daxigua179

$usertype
•
updated over 5 years ago by YutaoLiu

4 replies • 17986 views
Discussion

Extracting 1dB bandwidth from parametric sweep-DFT results

Category: Custom IC Design

By YutaoLiu

$usertype
•
started over 5 years ago

0 replies • 13073 views
Discussion

VCO design problem

Category: Custom IC Design

By asrf

$usertype
•
updated over 5 years ago by FormerMember

9 replies • 23930 views
Discussion

ViVA XL export to vcsv failed

Category: Custom IC Design

By ZoltanT

$usertype
•
updated over 5 years ago by ZoltanT

4 replies • 16009 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.