Custom IC Design

Latest Posts

Discussion

Issue with Spectre reliability analysis (negative aging)

Category: Custom IC Design

By Amel
•
updated over 1 year ago by Andrew Beckett

1 replies • 3286 views
Discussion

virtuoso schematic replace function

Category: Custom IC Design

By liangqunshan
•
updated over 1 year ago by liangqunshan

2 replies • 3646 views
Discussion

BlackBox with Assura LVS

Category: Custom IC Design

By SteS93
•
updated over 1 year ago by SteS93

1 replies • 4266 views
Discussion

Switching from voltage source to high impedance port in VerilogA: Convergence problem

Category: Custom IC Design

By mohthi3
•
started over 1 year ago

0 replies • 2960 views
Discussion

How to decrease the capacitance of charging and discharging at the MSB of current steering DAC

Category: Custom IC Design

By Phd SA88
•
updated over 1 year ago by Andrew Beckett

2 replies • 3285 views
Discussion

Problem netlisting AV_Extracted from QRC extraction

Category: Custom IC Design

By Svilen64
•
updated over 1 year ago by Andrew Beckett

1 replies • 3145 views
Discussion

Boolean Operations in MarkNet file

Category: Custom IC Design

By Betoo
•
started over 1 year ago

0 replies • 2833 views
Discussion

Passing model file as parameter

Category: Custom IC Design

By Aro
•
started over 1 year ago

0 replies • 2859 views
Discussion

How to check loop gain poles for HBSTB simulation

Category: Custom IC Design

By LIUYI
•
started over 1 year ago

0 replies • 3225 views
Discussion

Fail LVS extraction

Category: Custom IC Design

By BARID
•
updated over 1 year ago by RobMan

3 replies • 3753 views
Discussion

Snap grid setup

Category: Custom IC Design

By ManjunathYalameli
•
updated over 1 year ago by Andrew Beckett

2 replies • 3905 views
Discussion

new simulation kills the previous running one

Category: Custom IC Design

By Svilen64
•
updated over 1 year ago by Svilen64

3 replies • 3679 views
Discussion

Delete layer through hierarchy

Category: Custom IC Design

By Duc Loc
•
updated over 1 year ago by RobMan

1 replies • 2989 views
Discussion

Using optimization as calibration in large design spaces

Category: Custom IC Design

By david73
•
started over 1 year ago

0 replies • 2870 views
Discussion

Do XPS MS lead to fatal simulation errors?

Category: Custom IC Design

By AB_1720681855207
•
started over 1 year ago

0 replies • 3001 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.