Custom IC Design

Latest Posts

Discussion

a question about Abstract Generator

Category: Custom IC Design

By Nathen
•
updated over 15 years ago by Andrew Beckett

3 replies • 13371 views
Discussion

Any body plz help me for transformer stimulation in pspice.

Category: Custom IC Design

By jogy
•
started over 15 years ago

0 replies • 12944 views
Discussion

parasitic bjt layout (latteral)

Category: Custom IC Design

By depp
•
started over 15 years ago

0 replies • 12957 views
Discussion

Cadence 5. Trouble with simualting basic element in project.

Category: Custom IC Design

By StreamCX
•
updated over 15 years ago by Andrew Beckett

1 replies • 5260 views
Discussion

ams: simulating design with spice netlist with bus ports

Category: Custom IC Design

By Runner
•
updated over 15 years ago by Andrew Beckett

1 replies • 14302 views
Discussion

ruler in virtuoso Layout L - problem solved

Category: Custom IC Design

By vikaspadu
•
updated over 15 years ago by vikaspadu

2 replies • 7468 views
Discussion

ADE(GUI) DC analysis query

Category: Custom IC Design

By eppramod
•
updated over 15 years ago by eppramod

3 replies • 1167 views
Discussion

Encounter "short" violations

Category: Custom IC Design

By superman321
•
updated over 16 years ago by Andrew Beckett

2 replies • 953 views
Discussion

How to get min value of a transistor width/length in a given pdk by skill?

Category: Custom IC Design

By IC Layout
•
updated over 16 years ago by Andrew Beckett

1 replies • 2348 views
Discussion

Can OpenAccess stream in abd out gzip gds

Category: Custom IC Design

By Bidou
•
updated over 16 years ago by Andrew Beckett

1 replies • 13107 views
Discussion

Layout and LVS of a non-standard device!

Category: Custom IC Design

By Ueue
•
updated over 16 years ago by Andrew Beckett

3 replies • 14902 views
Discussion

Cut Guard Ring - TTB

Category: Custom IC Design

By kashvi
•
started over 16 years ago

0 replies • 572 views
Discussion

Questions Regarding the Virtuoso XL Layout

Category: Custom IC Design

By tester
•
updated over 16 years ago by Vabzter

3 replies • 13745 views
Discussion

MOS area and perimeter are not calculated from parametrized w and l

Category: Custom IC Design

By joliveros
•
updated over 16 years ago by Andrew Beckett

3 replies • 14630 views
Discussion

Cannot view output log in ADE GXL during simulation

Category: Custom IC Design

By Grover
•
updated over 16 years ago by Grover

6 replies • 16627 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.