Custom IC Design

Latest Posts

Discussion

Pointer issue in Layout design

Category: Custom IC Design

By NorNand

$usertype
•
updated over 6 years ago by Andrew Beckett

5 replies • 14979 views
Discussion

cdb to oa conversion

Category: Custom IC Design

By NaveenKrishna

$usertype
•
started over 6 years ago

0 replies • 13847 views
Discussion

Star RC Extraction Simulation

Category: Custom IC Design

By ARWAH

$usertype
•
updated over 6 years ago by ARWAH

2 replies • 16503 views
Discussion

ADE XL: selected instances ignored in statistical corners

Category: Custom IC Design

By dontpanic

$usertype
•
started over 6 years ago

0 replies • 13126 views
Discussion

PVS (SilTerra 130nm) not appearing in Cadence.

Category: Custom IC Design

By mohammadalizia

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 13930 views
Discussion

Spectre modeling of inner finger devices within big abutted row

Category: Custom IC Design

By DavidLou

$usertype
•
started over 6 years ago

0 replies • 12917 views
Discussion

XPS ms for help

Category: Custom IC Design

By larrywan

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 13346 views
Discussion

Installation procedure of cadence virtuoso + MMSIM + assura on centos

Category: Custom IC Design

By abdoboua

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 17839 views
Discussion

PSpice to Spectre "translator"

Category: Custom IC Design

By FFerreira

$usertype
•
updated over 6 years ago by FFerreira

2 replies • 1657 views
Discussion

Send dc match results to the outputs

Category: Custom IC Design

By unSkilled

$usertype
•
updated over 6 years ago by unSkilled

4 replies • 17364 views
Discussion

PVS rule file syntax check

Category: Custom IC Design

By Suryansh Singh

$usertype
•
updated over 6 years ago by Andrew Beckett

2 replies • 14709 views
Discussion

Where do I modify sheet resistance values for layout when running Assura LVS ?

Category: Custom IC Design

By spaceradlab

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 15210 views
Discussion

Standard cell Import issue (spice to schematic) using Spice In import

Category: Custom IC Design

By isazulkc

$usertype
•
updated over 6 years ago by isazulkc

2 replies • 15829 views
Discussion

Setup text editor for Library Manager

Category: Custom IC Design

By pyohayo

$usertype
•
updated over 6 years ago by pyohayo

4 replies • 16195 views
Discussion

Incorrect netlist of a circuit containing multibit instances from the analogLib (IC6.1.8)

Category: Custom IC Design

By Siliconsmith

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 14924 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.