Custom IC Design

Latest Posts

Discussion

Evaluate an expression once per Corner - ADE Explorer

Category: Custom IC Design

By Conorp

$usertype
•
updated over 6 years ago by Conorp

2 replies • 3289 views
Discussion

Jitter simulation, PSS +pnoise and matlab get different results

Category: Custom IC Design

By larrywan

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 16658 views
Discussion

Liberate for library file

Category: Custom IC Design

By fengye

$usertype
•
updated over 6 years ago by fengye

23 replies • 24158 views
Discussion

Assura DRC decks writing

Category: Custom IC Design

By Jayasheel

$usertype
•
started over 6 years ago

0 replies • 13873 views
Discussion

emergency help!!! logic gates

Category: Custom IC Design

By hitman84

$usertype
•
updated over 6 years ago by Andrew Beckett

6 replies • 18112 views
Discussion

Pnoise sim with different noise type

Category: Custom IC Design

By VINCENTCHENG

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 15744 views
Discussion

custom marker layer

Category: Custom IC Design

By DavidLou

$usertype
•
updated over 6 years ago by DavidLou

4 replies • 15204 views
Discussion

how to update connectivity reference hierarchically

Category: Custom IC Design

By NandGo

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 14246 views
Discussion

Assura LVS not running

Category: Custom IC Design

By BahaaRadi

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 14405 views
Discussion

How can the contents of the ADE XL rdb be loaded?

Category: Custom IC Design

By RobinJC

$usertype
•
updated over 6 years ago by FrankKK

9 replies • 18894 views
Discussion

how can I hierarchically place the flatten top level

Category: Custom IC Design

By SatendraMaurya

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 14662 views
Discussion

Display controls for path and vias

Category: Custom IC Design

By Merf

$usertype
•
updated over 6 years ago by Merf

6 replies • 15185 views
Discussion

Do I delete my PVT data via Re-run Unfinished/Error Points in ade-xl

Category: Custom IC Design

By monglebest

$usertype
•
started over 6 years ago

0 replies • 1395 views
Discussion

Decap Cells

Category: Custom IC Design

By ankiit

$usertype
•
started over 6 years ago

0 replies • 13179 views
Discussion

ERROR: The subckt `NMOS_X' is being redefined

Category: Custom IC Design

By bitIIS31466

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 1851 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.