Custom IC Design

Latest Posts

Discussion

UltraSim: biaschk like function

Category: Custom IC Design

By Ankumar15

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 14386 views
Discussion

Way to plot different virtuoso calculator functions depending on simulation time?

Category: Custom IC Design

By Andy Stewart

$usertype
•
updated over 12 years ago by Andy Stewart

2 replies • 16932 views
Discussion

Calculating IC parameters using layout dimensions.

Category: Custom IC Design

By ChelseaFC

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 14582 views
Discussion

Virtuoso mark net LPP control

Category: Custom IC Design

By Steve Mikes

$usertype
•
updated over 12 years ago by Steve Mikes

2 replies • 15130 views
Discussion

Ultrasim Verilog simulation with ncvlog

Category: Custom IC Design

By Bardia B

$usertype
•
updated over 12 years ago by Bardia B

5 replies • 16635 views
Discussion

VIVA XL bindkey in IC616

Category: Custom IC Design

By Steve Mikes

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13829 views
Discussion

mixed-signal AMS simulation error

Category: Custom IC Design

By apple419

$usertype
•
updated over 12 years ago by apple419

1 replies • 14327 views
Discussion

Test Bench for Dual I/P Dual O/P folded differential OPAMP

Category: Custom IC Design

By ksnf3000

$usertype
•
updated over 12 years ago by vnaren

1 replies • 1834 views
Discussion

AC analysis

Category: Custom IC Design

By kapiljainwal

$usertype
•
updated over 12 years ago by vnaren

2 replies • 14329 views
Discussion

Error when trying to add stimuli in virtuoso

Category: Custom IC Design

By madhanmo

$usertype
•
updated over 12 years ago by tempVar

2 replies • 14595 views
Discussion

DC Temperature sweep at an offset

Category: Custom IC Design

By Flyyn Rider

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 15351 views
Discussion

MC simulations yield errors for all plots except one

Category: Custom IC Design

By Flyyn Rider

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 14104 views
Discussion

Writing out .lib & lef from virtuoso

Category: Custom IC Design

By Shameel

$usertype
•
updated over 12 years ago by Alex Soyer

5 replies • 6348 views
Discussion

schematic editor question: tie two global signals together

Category: Custom IC Design

By apple419

$usertype
•
updated over 12 years ago by apple419

4 replies • 18245 views
Discussion

Automatic schematic generation using SKILL

Category: Custom IC Design

By shamore

$usertype
•
updated over 12 years ago by dmay

10 replies • 24067 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.