Custom IC Design

Latest Posts

Discussion

is there a way to change the design for multiple tests simultaneously?

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by delgsy

2 replies • 10325 views
Discussion

License issue while plotting outputs

Category: Custom IC Design

By Hao Guo

$usertype
•
updated over 3 years ago by Hao Guo

5 replies • 11526 views
Discussion

tags in VXL layout

Category: Custom IC Design

By kenc184

$usertype
•
updated over 3 years ago by kenc184

2 replies • 6483 views
Discussion

Simulation of encrypted spectre netlist

Category: Custom IC Design

By analogdesign

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 11194 views
Discussion

Accessing waveform generated by a maestro expression in Matlab using adeInfo

Category: Custom IC Design

By michael10

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 10215 views
Discussion

Problem with systemVerilog netlister in IC618 which stops with cryptical message on a digital schematics in Virtuoso

Category: Custom IC Design

By Emulator

$usertype
•
updated over 3 years ago by Emulator

2 replies • 11861 views
Discussion

How to clear the DRC warning highlights from my layout

Category: Custom IC Design

By Senan

$usertype
•
updated over 3 years ago by Senan

2 replies • 12888 views
Discussion

Import Data to Cadence

Category: Custom IC Design

By Julinshah

$usertype
•
updated over 3 years ago by Andrew Beckett

7 replies • 23751 views
Discussion

Parameterizing PSP model card parameters, for ADE parametric Analysis

Category: Custom IC Design

By araol

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 11034 views
Discussion

ADE Datasheet Generation Problems

Category: Custom IC Design

By SteveDobbs

$usertype
•
started over 3 years ago

0 replies • 9180 views
Discussion

Boolean operations in Virtuoso Layout Editor

Category: Custom IC Design

By shlomo34

$usertype
•
updated over 3 years ago by shlomo34

2 replies • 14040 views
Discussion

Checking for LUP and HVESD on cell-level DRC run

Category: Custom IC Design

By Jin W Kwak

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 15783 views
Discussion

multicore AMSD run

Category: Custom IC Design

By sv srini

$usertype
•
started over 3 years ago

0 replies • 9227 views
Discussion

Problem with terminals definition in a spice component

Category: Custom IC Design

By nasetrop

$usertype
•
updated over 3 years ago by nasetrop

4 replies • 11788 views
Discussion

Pick a specific voltage value from a wave and save it [OCEAN]

Category: Custom IC Design

By Yasso

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 10279 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.