Custom IC Design

Latest Posts

Discussion

Schematic p-cell for modelling parasitic resistance and capacitance

Category: Custom IC Design

By tmart

$usertype
•
updated over 12 years ago by tmart

2 replies • 14397 views
Discussion

Verilog-A Monte-Carlo simulations

Category: Custom IC Design

By eppo

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13655 views
Discussion

Cadence Graphical PCell

Category: Custom IC Design

By thomasstoll

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13697 views
Discussion

Number of fingers differ between schematic and layout

Category: Custom IC Design

By asta51

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 15504 views
Discussion

How to view the parameters inside VerilogA model after Spectre simulation?

Category: Custom IC Design

By Paulux

$usertype
•
updated over 12 years ago by Andrew Beckett

6 replies • 19830 views
Discussion

hierarchy editor_setup config

Category: Custom IC Design

By benao

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 6212 views
Discussion

High capacity IR analysis problems

Category: Custom IC Design

By archive

$usertype
•
updated over 12 years ago by archive

2 replies • 14031 views
Discussion

ibm model parameters

Category: Custom IC Design

By fighter84

$usertype
•
updated over 12 years ago by Quek

1 replies • 13224 views
Discussion

Simulator Circuit Components and Device Models Manual

Category: Custom IC Design

By cnno1

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 18037 views
Discussion

Missing font for Properties Editor and LSW

Category: Custom IC Design

By chil

$usertype
•
updated over 12 years ago by wighou

6 replies • 19494 views
Discussion

QRC Extraction

Category: Custom IC Design

By Aram Shahinyan

$usertype
•
updated over 12 years ago by Aram Shahinyan

2 replies • 14060 views
Discussion

import cdl file in schematic

Category: Custom IC Design

By benao

$usertype
•
updated over 12 years ago by Andrew Beckett

7 replies • 18739 views
Discussion

cdl netlist for generation schema

Category: Custom IC Design

By benao

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 5874 views
Discussion

issue on noise from resistor modelled by ahdl

Category: Custom IC Design

By eesm

$usertype
•
updated over 12 years ago by Andrew Beckett

5 replies • 14206 views
Discussion

turning off icons near cursor in 6.1.5

Category: Custom IC Design

By linbo

$usertype
•
updated over 12 years ago by Tawna

5 replies • 13816 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.