Custom IC Design

Latest Posts

Discussion

Cadence Maestro - customizing results menu

Category: Custom IC Design

By firebolt

$usertype
•
updated over 3 years ago by firebolt

4 replies • 1894 views
Discussion

Cadence Schematic - hotkey for hiding terminal & instance labels

Category: Custom IC Design

By firebolt

$usertype
•
updated over 3 years ago by firebolt

2 replies • 2578 views
Discussion

Different Monte Carlo Setups in the same run/run plan (Maestro)

Category: Custom IC Design

By jackrc11

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 3700 views
Discussion

psfascii format

Category: Custom IC Design

By shaarawy2023

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8282 views
Discussion

Layout integration

Category: Custom IC Design

By Arashka

$usertype
•
updated over 3 years ago by iq79

1 replies • 7888 views
Discussion

tsmc65nm DFM_options

Category: Custom IC Design

By zaki177

$usertype
•
updated over 3 years ago by iq79

2 replies • 8560 views
Discussion

pss+pstb simulation of boost converter when it is unstable

Category: Custom IC Design

By midaslab

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 2328 views
Discussion

spectre netlist

Category: Custom IC Design

By shaarawy2023

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8265 views
Discussion

How to split device fingers in Virtuoso MODGEN

Category: Custom IC Design

By Nader Fathy

$usertype
•
updated over 3 years ago by Nader Fathy

1 replies • 9300 views
Discussion

How to read in a text file separated by delays in Verilog A. They delays are relative and to be read from the text file?

Category: Custom IC Design

By Nisharg shah

$usertype
•
started over 3 years ago

0 replies • 7744 views
Discussion

Simple example/template for a (matrix based, if possible) schematic pcell

Category: Custom IC Design

By SteveVrk

$usertype
•
updated over 3 years ago by SteveVrk

3 replies • 2309 views
Discussion

Accessing analog voltages in hierarchy from Verilog AMS

Category: Custom IC Design

By amacSS

$usertype
•
updated over 3 years ago by amacSS

4 replies • 10178 views
Discussion

use of calcVal() to access expressions from other tests

Category: Custom IC Design

By AncisMichele

$usertype
•
updated over 3 years ago by AncisMichele

4 replies • 18778 views
Discussion

2x1 mux Shorted Internal Nets lvs error

Category: Custom IC Design

By ehdwns48

$usertype
•
started over 3 years ago

0 replies • 8316 views
Discussion

Netlister's subcircuit naming convention

Category: Custom IC Design

By ZoltanT

$usertype
•
updated over 3 years ago by lchensd

8 replies • 4272 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.