Custom IC Design

Latest Posts

Discussion

RPI TFT-Model, parameter extraction, Influence of "type"

Category: Custom IC Design

By pascalv

$usertype
•
started over 13 years ago

0 replies • 1203 views
Discussion

"capgen" error in Assura QRC (RCX)

Category: Custom IC Design

By bjbit

$usertype
•
updated over 13 years ago by Kabal

24 replies • 11737 views
Discussion

MDL postprocessing of FSDB wave

Category: Custom IC Design

By dansIn

$usertype
•
updated over 13 years ago by dansIn

2 replies • 16067 views
Discussion

ADEXL: Change config file and re-run simulation automatically

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 13 years ago by Tobben24

2 replies • 14898 views
Discussion

save all device data in dc sweep

Category: Custom IC Design

By Josef

$usertype
•
updated over 13 years ago by Andrew Beckett

4 replies • 15795 views
Discussion

using sim temperature in OCEAN

Category: Custom IC Design

By Josef

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 14037 views
Discussion

ADEXL switch default ocean script editor

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 13 years ago by Tobben24

7 replies • 16427 views
Discussion

Problem with ERROR (OSSHNL-249)

Category: Custom IC Design

By Tejaswi

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 16865 views
Discussion

Schematic p-cell for modelling parasitic resistance and capacitance

Category: Custom IC Design

By tmart

$usertype
•
updated over 13 years ago by tmart

2 replies • 15097 views
Discussion

Verilog-A Monte-Carlo simulations

Category: Custom IC Design

By eppo

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 14267 views
Discussion

Cadence Graphical PCell

Category: Custom IC Design

By thomasstoll

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 14326 views
Discussion

Number of fingers differ between schematic and layout

Category: Custom IC Design

By asta51

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 16281 views
Discussion

How to view the parameters inside VerilogA model after Spectre simulation?

Category: Custom IC Design

By Paulux

$usertype
•
updated over 13 years ago by Andrew Beckett

6 replies • 20940 views
Discussion

hierarchy editor_setup config

Category: Custom IC Design

By benao

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 6337 views
Discussion

High capacity IR analysis problems

Category: Custom IC Design

By archive

$usertype
•
updated over 13 years ago by archive

2 replies • 14717 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.