Custom IC Design

Latest Posts

Discussion

A trapezoidal ringing, but not two point shape, happened.

Category: Custom IC Design

By mangk

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 16477 views
Discussion

Simulation issue with ideal relay implemented in verilog a

Category: Custom IC Design

By lahsivece

$usertype
•
updated over 6 years ago by Andrew Beckett

4 replies • 16999 views
Discussion

can't edit value of CDF parameters in Edit Object Property form

Category: Custom IC Design

By Nhumai

$usertype
•
updated over 6 years ago by Andrew Beckett

4 replies • 7001 views
Discussion

SCH1285: cannot instantiate abstracrt view as it has no symbol or scematic

Category: Custom IC Design

By aviyadav

$usertype
•
updated over 6 years ago by aviyadav

4 replies • 15757 views
Discussion

Using custom VHDL library in cadence VHDL-AMS

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 6 years ago by RFStuff

11 replies • 24266 views
Discussion

Explicitely selecting dimension of signals

Category: Custom IC Design

By itos

$usertype
•
started over 6 years ago

0 replies • 12964 views
Discussion

OP annotate problem with Config based sim

Category: Custom IC Design

By DavidLou

$usertype
•
started over 6 years ago

0 replies • 12797 views
Discussion

How to plot value of dynamic parameter during Transient analysis

Category: Custom IC Design

By Boyan

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 16995 views
Discussion

Simulation doesn't run without AMAP folder

Category: Custom IC Design

By zaratustra

$usertype
•
updated over 6 years ago by zaratustra

2 replies • 2140 views
Discussion

dcmatch mth=1m is not working

Category: Custom IC Design

By Kakhandaki

$usertype
•
updated over 6 years ago by Kakhandaki

2 replies • 813 views
Discussion

how to custom abutted devices' poly to contact distance

Category: Custom IC Design

By DavidLou

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 2466 views
Discussion

simulation of Short circuit condition in parallel plate capacitor

Category: Custom IC Design

By NorNand

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 13583 views
Discussion

how to map a layout done in layout-L to layoyt-xl

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 13069 views
Discussion

Library Re-characterization Guide

Category: Custom IC Design

By anurans

$usertype
•
updated over 6 years ago by anurans

6 replies • 16286 views
Discussion

Characterizing library for emerging 2DFETs with in-house .va based models

Category: Custom IC Design

By nt2612

$usertype
•
updated over 6 years ago by Guangjun Cao

3 replies • 16132 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.