Custom IC Design

Latest Posts

Discussion

Is there a way to plot BSIM model parameters in Cadence?

Category: Custom IC Design

By BaaB

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14733 views
Discussion

Power IR/EM

Category: Custom IC Design

By rafaelon

$usertype
•
started over 9 years ago

0 replies • 340 views
Discussion

Fast transient simulation of steady state

Category: Custom IC Design

By itos

$usertype
•
started over 9 years ago

0 replies • 13836 views
Discussion

ASSURA lvs problem

Category: Custom IC Design

By Hianna

$usertype
•
updated over 9 years ago by Mehdi Nasr

2 replies • 14608 views
Discussion

Post layout simulation error in 45nm technology

Category: Custom IC Design

By akchetana

$usertype
•
started over 9 years ago

0 replies • 13221 views
Discussion

Speed up virtuoso layout editor

Category: Custom IC Design

By RVERP

$usertype
•
updated over 9 years ago by Quek

1 replies • 14069 views
Discussion

ADEXL simulation results get mixed up

Category: Custom IC Design

By Litstbl

$usertype
•
started over 9 years ago

0 replies • 12919 views
Discussion

Cannot plot Phase Noise following PSS (Harmonic Balance) + Pnoise

Category: Custom IC Design

By nbyrne

$usertype
•
updated over 9 years ago by nbyrne

2 replies • 14503 views
Discussion

Create Geometric wire

Category: Custom IC Design

By dakuang01

$usertype
•
updated over 9 years ago by ColinSutlieff

1 replies • 15168 views
Discussion

Simulation Log does not update (ADE L)

Category: Custom IC Design

By nbyrne

$usertype
•
updated over 9 years ago by nbyrne

2 replies • 13736 views
Discussion

Could anyone help me identify the component in the image?

Category: Custom IC Design

By BaaB

$usertype
•
updated over 9 years ago by BaaB

4 replies • 14203 views
Discussion

interleaving buses

Category: Custom IC Design

By AlbertoGS

$usertype
•
updated over 9 years ago by AlbertoGS

2 replies • 14118 views
Discussion

Noise Options not working in PNoise Analysis

Category: Custom IC Design

By phill1127

$usertype
•
updated over 9 years ago by phill1127

2 replies • 14410 views
Discussion

Extracting the values of capacitance from SoC Encounter or any other Cadence Tools

Category: Custom IC Design

By Hemal93

$usertype
•
started over 9 years ago

0 replies • 13103 views
Discussion

How to view the order of layer from bottom up or top-down of a component in layout?

Category: Custom IC Design

By BaaB

$usertype
•
updated over 9 years ago by BaaB

2 replies • 14686 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.