Custom IC Design

Latest Posts

Discussion

maestro Results pane order. "Undo Sorting" gray out

Category: Custom IC Design

By hdngo
•
updated over 1 year ago by hdngo

5 replies • 1564 views
Discussion

Loading display.drf File in .cdsinit

Category: Custom IC Design

By sgcad
•
updated over 1 year ago by sgcad

2 replies • 6337 views
Discussion

Simulate the SiC MOSFET PSpice model downloaded from infineon and encounter the errors

Category: Custom IC Design

By FormerMember
•
updated over 1 year ago by Andrew Beckett

2 replies • 1622 views
Discussion

Netlisting error: "skill error while formatting devices"

Category: Custom IC Design

By Affentanz
•
started over 1 year ago

0 replies • 1462 views
Discussion

Store psf of each run of ocean script in different path

Category: Custom IC Design

By Sambhav Keshari
•
started over 1 year ago

0 replies • 3032 views
Discussion

Simulation of Reliability (RelXpert) with MC

Category: Custom IC Design

By FormerMember
•
updated over 1 year ago by Andrew Beckett

1 replies • 919 views
Discussion

Conversion gain of an envelope detector

Category: Custom IC Design

By Maria98
•
started over 1 year ago

0 replies • 3313 views
Discussion

Syntax Errors in using PSPICE models in Cadence Virtuoso

Category: Custom IC Design

By Amir96
•
updated over 1 year ago by Andrew Beckett

1 replies • 3844 views
Discussion

Mobility and Cox value

Category: Custom IC Design

By Maria98
•
updated over 1 year ago by Maria98

2 replies • 5526 views
Discussion

Interconnect modeling and parasitics extraction

Category: Custom IC Design

By ZincCu
•
updated over 1 year ago by Saloni Chhabra

1 replies • 3732 views
Discussion

Assura LVS Must Connect Pins

Category: Custom IC Design

By SteS93
•
updated over 1 year ago by SteS93

2 replies • 3893 views
Discussion

Using expression evaluated data points as a function or a waveform from one test to the other in ADE assembler

Category: Custom IC Design

By sidm
•
updated over 1 year ago by sidm

7 replies • 4720 views
Discussion

AMS simulation Netlist problem

Category: Custom IC Design

By milind0z
•
started over 1 year ago

0 replies • 2951 views
Discussion

automating schematic to post layout simulation flow

Category: Custom IC Design

By supriyo1985
•
updated over 1 year ago by supriyo1985

12 replies • 6909 views
Discussion

How to correctly set the variable simStopNetlistOnPcellFailure?

Category: Custom IC Design

By Jonty
•
updated over 1 year ago by Andrew Beckett

1 replies • 3665 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.