Custom IC Design

Latest Posts

Discussion

Background Colors of Pass/Fail/Near in ADE Maestro

Category: Custom IC Design

By LukiLeu
•
updated over 1 year ago by Andrew Beckett

3 replies • 889 views
Discussion

Schematic Editor Minor Grid Dot Size

Category: Custom IC Design

By NR202408276621
•
updated over 1 year ago by NR202408276621

2 replies • 2867 views
Discussion

Batch Oasis import problem and Library "refresh" using SKILL code

Category: Custom IC Design

By vtboy51
•
updated over 1 year ago by vtboy51

1 replies • 519 views
Discussion

Thoughts on the number of runs in Monte Carlo simulation

Category: Custom IC Design

By Yaohua2024
•
updated over 1 year ago by Yaohua2024

4 replies • 4068 views
Discussion

BJT schematic simulations and layout

Category: Custom IC Design

By Sarah1898
•
updated over 1 year ago by Frank Wiedmann

5 replies • 4383 views
Discussion

Changing Default Path in Model Library Setup

Category: Custom IC Design

By sgcad
•
updated over 1 year ago by sgcad

4 replies • 4696 views
Discussion

Port order in symbol view and systemverilog view

Category: Custom IC Design

By SimhanAnalog
•
updated over 1 year ago by SimhanAnalog

14 replies • 5978 views
Discussion

Scaling factor (scale/scalem) and scalefactor

Category: Custom IC Design

By Binhngo1210
•
started over 1 year ago

0 replies • 730 views
Discussion

Not able to see 'gm' in results browser

Category: Custom IC Design

By GA202409046014
•
updated over 1 year ago by GA202409046014

8 replies • 1593 views
Discussion

prerun, reading temperature value(s) set in Maestro

Category: Custom IC Design

By Aldo3
•
updated over 1 year ago by Aldo3

2 replies • 731 views
Discussion

Blank window when trying Y vs Y or waveWave() for plotting.

Category: Custom IC Design

By Nodes
•
updated over 1 year ago by Andrew Beckett

2 replies • 2999 views
Discussion

Command line option to open checkin/checkout gui of cell

Category: Custom IC Design

By SimhanAnalog
•
updated over 1 year ago by SimhanAnalog

1 replies • 749 views
Discussion

Combining Histograms of Multiple Tests

Category: Custom IC Design

By HongJian
•
started over 1 year ago

0 replies • 2509 views
Discussion

Maestro - get instant value of net for delay measurement

Category: Custom IC Design

By firebolt3
•
updated over 1 year ago by firebolt3

2 replies • 667 views
Discussion

SKILL Function to Get File Path of the Top Schematic Instance

Category: Custom IC Design

By sgcad
•
updated over 1 year ago by sgcad

8 replies • 4141 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.