Custom IC Design

Latest Posts

Discussion

AMS simulation error: "ncsim: *F, INTERR: INTERNAL EXCEPTION"

Category: Custom IC Design

By LIUYI

$usertype
•
updated over 3 years ago by LIUYI

3 replies • 3900 views
Discussion

Removing the Visibility eye and the corner name from my results

Category: Custom IC Design

By Senan

$usertype
•
updated over 3 years ago by Senan

2 replies • 8871 views
Discussion

How to undo an action in ADE Assembler?

Category: Custom IC Design

By Giulio Puccioni

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 11428 views
Discussion

Recovering the deleted Symbol

Category: Custom IC Design

By SrujanPat2000

$usertype
•
updated over 3 years ago by SrujanPat2000

2 replies • 9449 views
Discussion

Changing the legend position in the Cadence results

Category: Custom IC Design

By Senan

$usertype
•
updated over 3 years ago by Senan

5 replies • 10988 views
Discussion

Files getting locked

Category: Custom IC Design

By RakeshPRG

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 13028 views
Discussion

DAC Verification (ENOB, SFDR, DNL, INL, THD measure)

Category: Custom IC Design

By Dali Lai

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 13394 views
Discussion

Error while simulating a project on ADE(XL)

Category: Custom IC Design

By FaisalShahzad

$usertype
•
updated over 3 years ago by XiongliangLai

6 replies • 14054 views
Discussion

Exporting statistical corner to different test of the same circuit

Category: Custom IC Design

By Senan

$usertype
•
updated over 3 years ago by Senan

2 replies • 9611 views
Discussion

Save Assembler output setup to csv with "Description" column?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by StephanWeber

5 replies • 2310 views
Discussion

Remote-Host Simulation in ADE-L (or ADE Assembler) Does Not End

Category: Custom IC Design

By DrSeo

$usertype
•
updated over 3 years ago by DrSeo

1 replies • 9997 views
Discussion

How to run simulations in Explorer/Assembler starting from a netlist?

Category: Custom IC Design

By IceTea

$usertype
•
updated over 3 years ago by FormerMember

8 replies • 5203 views
Discussion

Inherited connections and VXL.....again.

Category: Custom IC Design

By kenc184

$usertype
•
updated over 3 years ago by kenc184

4 replies • 11305 views
Discussion

How do I set valid layers on bootup of Cadence Virtuoso XL?

Category: Custom IC Design

By dietSprunk

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 10162 views
Discussion

Any option in VLS to save one particular layer in hierarchy to a new view?

Category: Custom IC Design

By ssram

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 13755 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.