Custom IC Design

Latest Posts

Discussion

Importing a capacitor interactive model from manufacturer

Category: Custom IC Design

By KhalidEissa

$usertype
•
updated over 5 years ago by KhalidEissa

2 replies • 15412 views
Discussion

Design variable in assember -> copy from cell view issue

Category: Custom IC Design

By sjwprc

$usertype
•
updated over 5 years ago by sjwprc

4 replies • 3993 views
Discussion

Frequency blocks within a sub-cell troubles

Category: Custom IC Design

By itos

$usertype
•
updated over 5 years ago by pepijndevos

1 replies • 13116 views
Discussion

Can't Find Quantus QRC toolbar on the Layout Suite

Category: Custom IC Design

By Danielrayray

$usertype
•
updated over 5 years ago by Danielrayray

3 replies • 3244 views
Discussion

Layout can't open with the following warning message in CIW

Category: Custom IC Design

By Danielrayray

$usertype
•
updated over 5 years ago by Danielrayray

2 replies • 2849 views
Discussion

Simulating PSSR+/PSSR- and CMRR

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 5 years ago by wgtkan

2 replies • 11596 views
Discussion

Using calcVal() in Monte-Carlo simulations

Category: Custom IC Design

By Yannis79

$usertype
•
updated over 5 years ago by Yannis79

2 replies • 15793 views
Discussion

convert ircx to ict or emDataFile for Voltus-fi

Category: Custom IC Design

By huqy

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 14715 views
Discussion

Unable to Import .v files with `define using "Cadence Verilog In" tool

Category: Custom IC Design

By Nader Fathy

$usertype
•
updated over 5 years ago by Nader Fathy

3 replies • 4935 views
Discussion

how to add section info to extsim_model_include?

Category: Custom IC Design

By chaujohnthan

$usertype
•
updated over 5 years ago by chaujohnthan

10 replies • 14726 views
Discussion

Regarding Save/Restore Settings for Transient Simulation

Category: Custom IC Design

By Kiel76

$usertype
•
updated over 5 years ago by FormerMember

3 replies • 3886 views
Discussion

Virtuoso Spectre Monte Carlo simulation

Category: Custom IC Design

By Anbarasu07

$usertype
•
updated over 5 years ago by Anbarasu07

2 replies • 13712 views
Discussion

CMOS inverter PAC output

Category: Custom IC Design

By nicodega

$usertype
•
updated over 5 years ago by FormerMember

8 replies • 17326 views
Discussion

What is the LEF / LDE / LLE?

Category: Custom IC Design

By Chan ho

$usertype
•
updated over 5 years ago by Andrew Beckett

5 replies • 21740 views
Discussion

Porting Layout is Virtuoso Layout to Encounter

Category: Custom IC Design

By nick83

$usertype
•
updated over 5 years ago by Andrew Beckett

12 replies • 18470 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.