Custom IC Design

Latest Posts

Discussion

How to stop Ocean script from UINX

Category: Custom IC Design

By mgkang

$usertype
•
updated over 3 years ago by mgkang

2 replies • 9697 views
Discussion

schematic vs symbol pinorder.

Category: Custom IC Design

By kenc184

$usertype
•
updated over 3 years ago by kenc184

5 replies • 13353 views
Discussion

Can't get results from a PAC sim

Category: Custom IC Design

By forXTer

$usertype
•
updated over 3 years ago by Andrew Beckett

5 replies • 3164 views
Discussion

How to obtain Discrete-Time (DT) response from a switched-cap (SC) circuit (integrator)?

Category: Custom IC Design

By bernd2700

$usertype
•
updated over 3 years ago by Frank Wiedmann

52 replies • 36880 views
Discussion

Plot all digital traces in one subwindow

Category: Custom IC Design

By LuighiV

$usertype
•
updated over 3 years ago by Andrew Beckett

6 replies • 12632 views
Discussion

Assembler: possible to re-evaluate only results yielding "eval err" right after simulation?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 3 years ago by dontpanic

2 replies • 3914 views
Discussion

Maestro Expression Migration Problem

Category: Custom IC Design

By Kevin Buck

$usertype
•
updated over 3 years ago by Kevin Buck

3 replies • 10484 views
Discussion

how to update "design" when copy testbench

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 1712 views
Discussion

Documentation about VNL netlist format

Category: Custom IC Design

By marcelpreda

$usertype
•
updated over 3 years ago by marcelpreda

2 replies • 9100 views
Discussion

Writing into a file in Verilog-A Model

Category: Custom IC Design

By Ketrin

$usertype
•
updated over 3 years ago by Ketrin

2 replies • 9857 views
Discussion

Sweep the real inductor value in virtuoso

Category: Custom IC Design

By Detailer

$usertype
•
updated over 3 years ago by Andrew Beckett

4 replies • 12982 views
Discussion

Could I run only one "runPlan" in Verifier?

Category: Custom IC Design

By SpiceMonkey

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 1934 views
Discussion

Pnoise analysis of a clock divider with uneven even/odd output cycles

Category: Custom IC Design

By csn165309964

$usertype
•
updated over 3 years ago by FormerMember

5 replies • 4703 views
Discussion

Changing Schematic Property Value in CIW Window

Category: Custom IC Design

By bjlanza

$usertype
•
updated over 3 years ago by bjlanza

2 replies • 9271 views
Discussion

How to change VIVA zoom time-axis (Shift+ mouse scroll)

Category: Custom IC Design

By Nader Fathy

$usertype
•
updated over 3 years ago by Andrew Beckett

5 replies • 12281 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.