Custom IC Design

Latest Posts

Discussion

ERROR (OSSHNL-116): Unable to descend into any of the views defined in the view list, 'spectre cmos_sch cmos.sch schematic veriloga'

Category: Custom IC Design

By Usman001

$usertype
•
updated over 13 years ago by Usman001

2 replies • 8696 views
Discussion

DIVA LVS Error

Category: Custom IC Design

By saullacour

$usertype
•
updated over 13 years ago by Quek

1 replies • 13691 views
Discussion

[Assura QRC] In what conditions can inductance be extracted?

Category: Custom IC Design

By bjbit

$usertype
•
updated over 13 years ago by Quek

7 replies • 16252 views
Discussion

Variable priority

Category: Custom IC Design

By mailavj

$usertype
•
started over 13 years ago

0 replies • 12672 views
Discussion

How to plot gain of OTA in CADENCE spectre

Category: Custom IC Design

By ralakhani

$usertype
•
started over 13 years ago

0 replies • 13815 views
Discussion

How to measure THD ang gain in cadence 6.1.4

Category: Custom IC Design

By ralakhani

$usertype
•
started over 13 years ago

0 replies • 12821 views
Discussion

Check out these great books on BSIM, MOSFET, HiSIM, HiCUM, VLSI!

Category: Custom IC Design

By Jeremy Riddle

$usertype
•
updated over 13 years ago by Jeremy Riddle

1 replies • 13289 views
Discussion

Recommend for guardring type

Category: Custom IC Design

By zhisong

$usertype
•
updated over 13 years ago by Huy Quoc Tran

4 replies • 13830 views
Discussion

Global Variable deletion in ADEXL

Category: Custom IC Design

By mailavj

$usertype
•
updated over 13 years ago by mailavj

2 replies • 15643 views
Discussion

post layout simulation

Category: Custom IC Design

By ralakhani

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 16462 views
Discussion

relXpert and Spectre

Category: Custom IC Design

By wyliechee

$usertype
•
started over 13 years ago

0 replies • 13478 views
Discussion

Via Stack

Category: Custom IC Design

By Boylestc

$usertype
•
updated over 13 years ago by Boylestc

2 replies • 15116 views
Discussion

PLL bode plot in ADE XL by means of ams simulator

Category: Custom IC Design

By nzborsti

$usertype
•
updated over 13 years ago by nzborsti

1 replies • 14842 views
Discussion

Simulation Progress, IC6.14, MMSIM10

Category: Custom IC Design

By Kabal

$usertype
•
updated over 13 years ago by Kabal

5 replies • 16190 views
Discussion

dataAudit error in ASSURA LVS check..

Category: Custom IC Design

By panchkapunch

$usertype
•
updated over 13 years ago by esimpson

4 replies • 14935 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.