Custom IC Design

Latest Posts

Discussion

spectre.out file in psf directory

Category: Custom IC Design

By nicola91it

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 17569 views
Discussion

Verilog-A Oscillator Phase noise

Category: Custom IC Design

By sherifali

$usertype
•
started over 6 years ago

0 replies • 13819 views
Discussion

Issue with multiple QRC runs

Category: Custom IC Design

By Suryansh Singh

$usertype
•
updated over 6 years ago by Suryansh Singh

2 replies • 13581 views
Discussion

Virtuoso crashing

Category: Custom IC Design

By sray

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 14310 views
Discussion

Accuracy of Glitches Observed in Transient Simulation

Category: Custom IC Design

By anurans

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 13774 views
Discussion

maximum run numbers for MC sim

Category: Custom IC Design

By sjwprc

$usertype
•
updated over 6 years ago by sjwprc

2 replies • 13721 views
Discussion

how to setup and run multiple STB simulation in a single state

Category: Custom IC Design

By Pic Hao

$usertype
•
updated over 6 years ago by sjwprc

2 replies • 18287 views
Discussion

寄生参数提取之后进行spectre仿真出错

Category: Custom IC Design

By langj17

$usertype
•
updated over 6 years ago by sjwprc

1 replies • 14495 views
Discussion

square pin in schematic

Category: Custom IC Design

By zssfred

$usertype
•
updated over 6 years ago by zssfred

2 replies • 14174 views
Discussion

[Virtuoso]Can I get SPICE model parameters of MOSFETs in library?

Category: Custom IC Design

By Leey

$usertype
•
updated over 6 years ago by Frank Wiedmann

2 replies • 8121 views
Discussion

Pegasus LVS GUI to Load last selected Rule Set

Category: Custom IC Design

By hchan

$usertype
•
started over 6 years ago

0 replies • 13237 views
Discussion

VSR multi-level auto routing

Category: Custom IC Design

By henriqueiesam

$usertype
•
started over 6 years ago

0 replies • 13219 views
Discussion

Timestamp warning when using ADE Assembler (Maestro)

Category: Custom IC Design

By HoWei

$usertype
•
started over 6 years ago

0 replies • 13073 views
Discussion

How to check simulation time of block ?

Category: Custom IC Design

By Asako

$usertype
•
started over 6 years ago

0 replies • 13078 views
Discussion

define specs in adexl in text editor or batch mode? or batch tool for checking vdsat and vsat_margin?

Category: Custom IC Design

By monglebest

$usertype
•
updated over 6 years ago by monglebest

2 replies • 13824 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.