Custom IC Design

Latest Posts

Discussion

Changing Default Symbol Pin Type

Category: Custom IC Design

By sgcad
•
updated over 1 year ago by sgcad

6 replies • 8189 views
Discussion

Interconnect the wires of particular nodes of schematic in array

Category: Custom IC Design

By rtyuy
•
updated over 1 year ago by rtyuy

2 replies • 5123 views
Discussion

INPUT OF CADENCE SCHEMATIC FROM CODE (SUCH AS VERILOG ETC)

Category: Custom IC Design

By rtyuy
•
updated over 1 year ago by Andrew Beckett

3 replies • 6364 views
Discussion

Netlist without using meastro / ade

Category: Custom IC Design

By idann
•
updated over 1 year ago by idann

3 replies • 5451 views
Discussion

PAC simulation issue, "No valid time points are specified"

Category: Custom IC Design

By FV031
•
updated over 1 year ago by Andrew Beckett

3 replies • 1447 views
Discussion

Simulation progress status gone in ADE Explorer (IC6.1.8-64b.500.25)

Category: Custom IC Design

By George Hariman
•
updated over 1 year ago by ShawnLogan

4 replies • 6421 views
Discussion

maestro results copied to another maestro results history

Category: Custom IC Design

By Pirate King
•
updated over 1 year ago by Andrew Beckett

2 replies • 6001 views
Discussion

device check by cellname

Category: Custom IC Design

By dogman4
•
started over 1 year ago

0 replies • 4575 views
Discussion

Check for extraction and post layout simulation

Category: Custom IC Design

By Vishesh Gupta
•
updated over 1 year ago by Vishesh Gupta

5 replies • 10503 views
Discussion

Maestro - saving output expressions to different folder by default

Category: Custom IC Design

By firebolt2
•
updated over 1 year ago by Andrew Beckett

3 replies • 1423 views
Discussion

dynamic parameter in transient sim with paramset file using design variable & arithmetic

Category: Custom IC Design

By vamshiky
•
updated over 1 year ago by Andrew Beckett

3 replies • 1616 views
Discussion

Techlib Warning

Category: Custom IC Design

By VIRAJ PANCHAL
•
updated over 1 year ago by VIRAJ PANCHAL

2 replies • 5003 views
Discussion

Monte Carlo analysis info missing from Spectre output log

Category: Custom IC Design

By RuihW
•
updated over 1 year ago by Andrew Beckett

1 replies • 4916 views
Discussion

Is isnoisy valid in XPS MS simulation?

Category: Custom IC Design

By zuiying
•
updated over 1 year ago by Andrew Beckett

3 replies • 5273 views
Discussion

Identifying nets connected to specific subckts

Category: Custom IC Design

By tjg
•
started over 1 year ago

0 replies • 4533 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.