Custom IC Design

Latest Posts

Discussion

Getting weff or leff Value in DC Analysis

Category: Custom IC Design

By canbaltaci

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13844 views
Discussion

Regarding PNOISE results obtained from Spectre-RF

Category: Custom IC Design

By sarfraz

$usertype
•
updated over 12 years ago by Frank Wiedmann

8 replies • 18765 views
Discussion

QRC's av_extracted view is not showing any metal layers

Category: Custom IC Design

By pavan7kumar

$usertype
•
updated over 12 years ago by berndfi

5 replies • 2603 views
Discussion

How to find floating metals or unconnected layers in layout.

Category: Custom IC Design

By hacksgen

$usertype
•
updated over 12 years ago by Alex Soyer

3 replies • 16575 views
Discussion

DEF export dropping vias

Category: Custom IC Design

By Boylestc

$usertype
•
started over 12 years ago

0 replies • 12815 views
Discussion

Parametric analysis in AMS simulator

Category: Custom IC Design

By ronaldomponte

$usertype
•
started over 12 years ago

0 replies • 12851 views
Discussion

Virtuoso layout: How to change many shapes from one layer to another at once?

Category: Custom IC Design

By bjbit

$usertype
•
updated over 12 years ago by Andrew Beckett

8 replies • 19365 views
Discussion

Use expression from one test as design variable in another test

Category: Custom IC Design

By franzi

$usertype
•
updated over 12 years ago by Andrew Beckett

2 replies • 14731 views
Discussion

Update output list

Category: Custom IC Design

By Yassien

$usertype
•
updated over 12 years ago by Yassien

9 replies • 15053 views
Discussion

spectre sweep statement vs. Ocean parametric analysis

Category: Custom IC Design

By T Opperman

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 14914 views
Discussion

An error with Momentum S parameter blocks in Spectre

Category: Custom IC Design

By JoshK

$usertype
•
updated over 12 years ago by Andrew Beckett

7 replies • 16552 views
Discussion

qrc extraction of single components and netset.

Category: Custom IC Design

By Zitty

$usertype
•
updated over 12 years ago by Quek

1 replies • 13183 views
Discussion

Exporting manufactured interconnect geometry including DFM effects

Category: Custom IC Design

By ArnoSetagaya

$usertype
•
updated over 12 years ago by Quek

1 replies • 13191 views
Discussion

Terminal Mismatch for MOS_a2d in virtuoso

Category: Custom IC Design

By Arslan

$usertype
•
updated over 12 years ago by Andrew Beckett

2 replies • 13394 views
Discussion

model name for normal diode in virtuoso shematic editor

Category: Custom IC Design

By madhusudha

$usertype
•
updated over 12 years ago by diode model

6 replies • 22637 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.